

# Phase-Locked Loops (PLL)

**Recommended Text:** Gray, P.R. & Meyer. R.G., Analysis and Design of Analog Integrated Circuits (3<sup>rd</sup> Edition), Wiley (1992) pp. 681-698



- The phase-locked loop concept was first developed in the 1930s.<sup>4</sup>
- It has since been used in communications systems of many types, particularly in satellite communications systems.
- Until recently, however, phase-locked systems have been too complex and costly for use in most consumer and industrial systems, where performance requirements are more modest and other approaches are more economical.
- The PLL is particularly amenable to monolithic construction, however, and integrated-circuit phase-locked loops can now be fabricated at very low cost.
- Their use has become attractive for many applications such as FM demodulators, stereo demodulators, tone detectors, frequency synthesizers, and others.



#### Definition

- A PLL is a feedback system that includes a
- 1. Voltage–Controlled Oscillator (VCO),
- 2. phase detector, and
- 3. low pass filter within its loop.

$$\phi_{out}(t) = \phi_{in}(t) + const.$$

$$\omega_{out}(t) = \omega_{in}(t)$$

- Its purpose is to force the VCO to replicate and track the frequency and phase at the input when in lock.
- The PLL is a control system allowing one oscillator to track with another.
  It is possible to have a phase offset between input and output, but when locked. the frequencies must exactly track.





- The PLL output can be taken from either
- *I.*  $V_{cont}$ , the filtered (almost DC) VCO control voltage, or
- 2. from the output of the VCO depending on the application.
- The former provides a baseband output that tracks the phase variation at the input.
- The VCO output can be used as a local oscillator or to generate a clock signal for a digital system.
- Either phase or frequency can be used as the input or output variables.
- Of course, phase and frequency are interrelated by:

$$\omega(t) = \frac{d\varphi}{dt}$$
 and  $\varphi(t) = \varphi(0) + \int \omega(t')dt'$ 



#### Applications:

- There are many applications for the PLL:
- 1. a. FM demodulator
- 2. b. Frequency synthesizer
- 3. c. Clock generation
- You should note that there will be different input and output variables and different design criteria for each case,
- but you can still use the same basic loop topology and analysis methods.



#### Phase detector:

\* Phase detector compares the phase at each input and generates an error signal,  $v_e(t)$ , proportional to the phase difference between the two inputs. KD is the gain of the phase detector (V/rad).

$$v_e(t) = K_D(\varphi_{out}(t) - \varphi_{in}(t))$$

- As one familiar circuit example, an analogue multiplier (Gilbert cell) can be used as a phase detector.
- Recall that the mixer takes the product of two inputs.  $v_e(t) = A(t)B(t)$ . If,

$$A(t) = A\cos(\omega_0 t + \varphi_A) \text{ and } B(t) = B\cos(\omega_0 t + \varphi_B)$$
$$A(t)B(t) = AB\cos(\omega_0 t + \varphi_A)\cos(\omega_0 t + \varphi_B) = (AB/2)[\cos(2\omega_0 t + \varphi_A + \varphi_B) + \cos(\varphi_A - \varphi_B)]$$



$$v_e(t) = (AB/2)[\cos(2\omega_0 t + \varphi_A + \varphi_B) + \cos(\varphi_A - \varphi_B)]$$

- Since the two inputs are at the same frequency when the loop is locked, we have:
- 1. one output at twice the input frequency and
- 2. an output proportional to the cosine of the phase difference.
- The doubled frequency component must be removed by the lowpass loop filter.
- Any phase difference then shows up as the control voltage to the VCO, a DC or slowly varying AC signal after filtering.



### Transfer Characteristic

\* The averaged transfer characteristic of such a phase detector is shown below.



- Note that in many implementations, the characteristic may be shifted up in voltage (single supply/single ended).
- \* If the phase difference is  $\pi/2$ , then the average or integrated output from the XOR-type phase detector will be zero (or  $V_{DD}/2$  for single supply, digital XOR).
- The slope of the characteristic in either case is  $K_D$ .



### Voltage-Controlled Oscillator (VCO)

- In PLL applications, the VCO is treated as a linear, time-invariant system.
- Excess phase of the VCO is the system output.

$$\varphi_{out} = K_O \int_{-\infty}^{t} V_{cont} dt'$$

- \* The VCO oscillates at an angular frequency,  $\omega_{out}$ . Its frequency is set to a nominal  $\omega_0$  when the control voltage is zero.
- Frequency is assumed to be linearly proportional to the control voltage with a gain coefficient  $K_0$  or  $K_{VCO}$  (rad/s/v).

$$\omega_{out} = \omega_O + K_O V_{cont}$$

- \* Thus, to obtain an arbitrary output frequency (within the VCO tuning range), a finite  $V_{cont}$  is required.
- Let's define  $\varphi_{out} \varphi_{in} = \Delta \varphi$ .



# VCO (cont.)

- In the figure below, the two inputs to the phase detector are depicted as square waves.
- The XOR function produces an output pulse whenever there is a phase misalignment.
- Suppose that an output frequency  $\omega_1$  is needed. From the upper right figure, we see that a control voltage V1 will be necessary to produce this output frequency.





# VCO (cont.)

- \* The phase detector can produce this V1 only by maintaining a phase offset  $\phi_0$  at its input.
- In order to minimize the required phase offset or error, the PLL loop gain, K<sub>D</sub>K<sub>O</sub>, should be maximized, since

$$\varphi_0 = \frac{V1}{K_D} = \frac{\omega_1 - \omega_0}{K_D K_O}$$

Thus, a high loop gain is beneficial for reducing phase errors.



# PLL dynamic response

- \* To see how the PLL works, suppose that we introduce phase step at the input at t = t1. So that,  $\varphi_{in} = \omega_1 t + \varphi_0 + \varphi_1 u(t t_1)$
- \* Since we have a step in phase, it is clear that the initial and final frequencies must be identical:  $\omega$  1.
- But, a temporary change in frequency is necessary to shift the phase by f1.





# Dynamic Response ( $\Delta \phi$ )



\* The area under  $\omega_{out}$  gives the additional phase because  $V_{cont}$  is proportional to frequency.

$$\varphi_1 = \int_{t_1}^{\infty} \omega_{out} dt = \int_{t_1}^{\infty} K_O V_{cont}(t) dt$$

- After settling, all parameters are as before since the initial and final frequencies are the same.
- \* This shows that  $V_{cont}(t)$  can be used to monitor the dynamic phase response of the PLL.



- Now, let's investigate the behaviour during a frequency step:  $\varphi_2 = \varphi_1 + \Delta \varphi$
- The will cause the phase difference to grow with time
- \* This in turn causes the control voltage,  $V_{cont}$ , to increase, moving the frequency step will cause the phase difference to grow with time since a frequency step is a phase ramp.
- This in turn causes the  $V_{cont}$ , to increase, moving the VCO frequency up to catch up with the input reference signal.



In this case, we have a permanent change in  $\omega_{out}$  since a higher  $V_{cont}$  is required to sustain a higher  $\omega_{out}$ .

If the frequency step is too large, the PLL will lose lock.



- Approach: We will discuss the details of phase detectors and loop filters as we proceed.
- But, at this point, we will treat the PLL as a linear feedback system.
- We assume that it is already "locked" to the reference signal, and examine how the output varies with the loop transfer function and input.
- A frequency domain approach will be used, specifically describing transfer functions in the s-domain.

 $V_e(s)/\Delta \varphi = K_D$  and  $\varphi_{out}(s)/V_{cont}(s) = K_O/s$ 

- Note that the VCO performs an integration of the control voltage and thus provides a factor of 1/s in the loop transfer function.
- Because of this, a PLL is always at least a first order feedback system.



PLL as Feedback System.

IN(s)

**Loop Gain:** 
$$T(s) = K_{FWD}(s)K_{FB}(s)$$

Transfer Function:

$$\frac{DUT(s)}{IN(s)} = H(s) = \frac{K_{FWD}(s)}{1 + T(s)}$$



- \* The Loop gain can be described as a polynomial:  $T(s) = \frac{K'(s+a)(s+b)\cdots}{s^n(s+\alpha)(s+\beta)\cdots}$ 
  - **ORDER** = the order of the polynomial in the denominator  $S^{*}$  (
- **TYPE** = n (the exponent of the s factor in the denominator) • **PHASE ERROR**  $\varepsilon(s) = IN(s)/[1+T(s)]$ 
  - **STEADY STATE ERROR**  $\mathcal{E}_{SS} = \lim_{s \to 0} [s \mathcal{E}(s)] = \lim_{t \to \infty} \mathcal{E}(t)$
- SS error is a characteristic of feedback control systems.
- This is the error remaining in the loop at the phase detector output after all transients have died out. Large loop gain leads to small errorr

\*



### PLL as a first-order filter



Thus the loop inherently produces a first order low-pass transfer characteristic



#### PLL as a first-order filter

$$\frac{V_O}{\omega_i} = \frac{1}{s} \frac{V_O}{\varphi_i} = \frac{K_D F(s) A}{s + K_D F(s) A \cdot K_O}$$

- \* Assuming that LP is removed and  $K_v = K_O K_D A$ , hence  $\frac{V_O}{\omega_i} = \frac{K_v}{s + K_v} \frac{1}{K_O}$
- Thus the loop inherently produces a first order low-pass transfer characteristic.







#### Example

- ♦ A PLL has a Ko of 2π (1kHz/V), a K<sub>v</sub> of 500 s<sup>-1</sup> and a free-running frequency of 500Hz. Find V<sub>0</sub> for a constant input signal frequency of 250 Hz and 1 kHz
  ♦ Sketch the response of V<sub>0</sub>
  V<sub>0</sub> = (ω<sub>i</sub> ω<sub>o</sub>)/K<sub>0</sub>
- ✤ At 250 Hz ,✤ At 500 Hz







- This example shows that PLL can operate with no loop filter
- Nevertheless it has several practical drawbacks.
- Since the phase detector is really a multiplier, it produces a sum frequency component at its output as well as the difference frequency component.
- This component at twice the carrier frequency will be fed directly to the output if there is no loop filter.
- Also, all the out-of-band interfering signals present at the input will appear, shifted in frequency, at the output.
- Thus, a loop filter is very desirable in applications where interfering signals are present.



### Second-order PLL

- The most common configuration for integrated circuit PLLs is the second-\* order loop.
- Here, loop filter F(s) is simply a single-pole, low-pass filter, usually realized \* with a single resistor and capacitor. Thus  $F(s) = \frac{1}{1 + s / \omega_1}$
- Substituting this into

$$\frac{V_O}{\omega_i} = \frac{1}{s} \frac{V_O}{\varphi_i} = \frac{K_D F(s)A}{s + K_D F(s)A \cdot K_O}$$

It gives:

$$\frac{V_O}{\omega_i} = \frac{1}{K_O} \frac{1}{1 + s / K_v + s^2 / \omega_1 K_v}$$

The roots of this transfer function are

$$s_{1,2} = -\frac{\omega_1}{2} \left( 1 \pm \sqrt{1 - \frac{4K_v}{\omega_1}} \right)$$

 $4K_V$  $\omega_1/2$  $\omega_1$ 



\*

School of Electronic and Communications Engineering

# Damping Factor

- This transfer function
- an be also expressed as:

$$\frac{V_O}{\omega_i} = \frac{1}{K_O} \frac{1}{\frac{s^2}{\omega_n^2} + \frac{2\zeta}{\omega_n}s + 1}$$

$$\omega_n = \sqrt{\omega_1 K_v}$$
 is crossover frequency

- $\zeta = \frac{1}{2} \sqrt{\frac{\omega_1}{K_v}} \quad \text{is damping factor}$
- We can have a very underdamped response when  $\omega_1 << K_V$ .
- Think about the inverse Laplace transform of the complex conjugate pole pair.





\* The inverse Laplace transform of the complex conjugate pole pair.  $\omega_1 \left( \frac{4K_n}{4K_n} \right)$ 

$$s_{1,2} = -\frac{\omega_1}{2} \left( 1 \pm \sqrt{1 - \frac{4K_v}{\omega_1}} \right)$$

- Gives  $v(t) = e^{-\frac{\omega_1 t}{2}} \sin\left(\frac{\omega_1}{2}\sqrt{1 \frac{4K_v}{\omega_1}}\right)t$
- \* A good compromise is using a maximally flat low-pass pole configuration in For this response, the damping factor should be equal to  $1/\sqrt{2}$
- Thus

$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_1}{K_v}} = \frac{1}{\sqrt{2}} \text{ and } \omega_1 = 2K_v$$



#### PLL open-loop response with no loop filter





#### PLL open-loop response with a single-pole filter





Engineering

#### PLL open-loop response with School of Electronic and Communications zero added in loop filter

Adding a resistor to the lowpass loop filter contributes a zero to its transfer \* function







- Lock Range. Range of input signal frequencies over which the loop remains locked once it has captured the input signal. This can be limited either by the
- ✤ (a) phase detector or
- (b) the VCO frequency range.
- If limited by phase detector:  $0 < \phi < \pi$  is the active range where lock can be maintained.





#### Lock Range

- For the phase detector type shown (Gilbert multiplier or mixer), the voltage vs. phase slope reverses outside this range.
- \* Thus the frequency would change in the opposite direction to that required to maintain the locked condition.  $V_{e-max} = \pm K_D \pi / 2$
- When the phase detector output voltage is applied through the loop filter to the VCO,  $\Delta \omega_{out-max} = \pm K_V \pi / 2 = \omega_L$  (lock range)
- where  $K_V = K_O K_D$ , the product of the phase detector and VCO gains.
- This is the frequency range around the free running frequency that the loop can track.
- Doesn't depend on the loop filter
- Does depend on DC loop gain
- b. The lock range could also be limited by the tuning range of the VCO.
- Oscillator tuning range is limited by capacitance ratios or current ratios and is finite. In many cases, the VCO can set the maximum lock range.



# Capture Range

- Capture range: Range of input frequencies around the VCO centre frequency onto which the loop will lock when starting from an unlocked condition.
- The capture range is the range of input frequencies for which the initially unlocked loop will lock on an input signal and is always less than the lock range.
- the capture range is difficult to predict analytically. As a very rough rule of thumb, the approximate capture range can be estimated using the following procedure:
- When the input frequency is swept through a range around the center frequency, the output voltage as a function of input frequency displays a hysteresis effect.



# Capture Range



- Assume that the loop is opened at the loop-amplifier output and that a signal with a frequency not equal to the free-running VCO frequency is applied at the input of the PLL.
- The sinusoidal *difference* frequency component that appears at the output of the phase detector has the value

$$V_{\rm p}(t) = \frac{\pi}{2} K_D \cos(\omega_i - \omega_{ocs})t$$



# Capture Range

- The output from the loop amplifier thus consists of a sinusoid at the difference frequency whose *amplitude* is reduced by the loop filter.
- This component is passed through the loop filter, and the output from the loop amplifier resulting from this component is

$$V_{o}(t) = \frac{\pi}{2} K_{D} A \cdot \left| F \left( j(\omega_{i} - \omega_{ocs}) \right) \right| \cdot \cos\left( (\omega_{i} - \omega_{ocs}) t - \varphi \right)$$
  
where  $\varphi$  is  $\varphi = \angle F \left( j(\omega_{i} - \omega_{ocs}) \right)$ 

\* In order for capture to occur, the magnitude of the voltage that must be applied to the VCO input is  $V_{int}(t) = \frac{\omega_i - \omega_{ocs}}{\omega_i - \omega_{ocs}}$ 

$$V_{osc}(t) = \frac{\omega_i - \omega_{ocs}}{K_o}$$

• Capture is likely to occur when  $V_{osc}(t) < V_o(t)$  Therefore:

$$\omega_{i} - \omega_{ocs} < \frac{\pi}{2} \cdot K_{D} K_{O} A \cdot \left| F(j(\omega_{i} - \omega_{ocs})) \right|$$

 Sometimes a frequency detector is added to the phase detector to assist in initial acquisition of lock.



•

School of Electronic and Communications Engineering

# **Typical Question**

The 2nd-order phase-locked loop (PLL) system illustrated in Fig. 2 contains sub-elements with corresponding gain values as shown in Table 1. The amplifier gain may be assumed to be constant.





# **Typical Question**

Table of Gains			
Component	Symbol	Value	Units
Phase Detector	K <sub>D</sub>	50	volts/radian
VCO	K <sub>o</sub>	106	Radians/sec/volt
Amplifier	A	20	dB

- Given loop-filter component values  $R_1 = 5.6 \text{ k}\Omega$ ,  $R_2 = 330 \Omega$ and C = 1 nF, sketch
  - (a) the asymptotic closed-loop (Vo/ $\omega_1$ ) PLL frequency response and estimate the banbwidth and
  - (b) the asymptotic loop-gain response and graphically or otherwise, determine the 0 dB intercept frequency