

20 Watt Simple Switcher Forward Converter

A 20W, 5V at 4A, step-down regulator can be developed using the LM2577 Simple Switcher IC in a forward converter topology. This design allows the LM2577 IC to be used in step-down voltage applications at output power levels greater than the 1 A LM2575 and 3 A LM2576 buck regulators. In addition, the forward converter can easily provide galvanic isolation between input and output.

The design specifications are:

V_i Range	20V–24V
V_o	5V
$I_{o(\max)}$	4A
ΔV_o	20 mV

With the input and output conditions identified, the design procedure begins with the transformer design, followed by the output filter and snubber circuit design.

Transformer Design

1. Using the maximum switch voltage, input voltage, and snubber voltage, the transformer's primary-to-clamp winding turns ratio is calculated:

$$V_{SW} \geq V_{imax} + V_{imax} (N_p/N_c) + V_{snubber}$$

$$N_p/N_c \leq (V_{SW} - V_{imax} - V_{snubber})/V_{imax}$$

$$N_p/N_c \leq (60V - 24V - 5V)/24V = 1.29$$

$$\Delta \text{ let } N_p/N_c = 1.25$$

The $V_{snubber}$ voltage is an estimate of the voltage spike caused by the transformer's primary leakage inductance.

National Semiconductor
Application Note 776
Frank DeStasi
Tom Gross
April 1998



2. The duty cycle, t_{on}/T , of the switch is determined by the volt-second balance of the primary winding.

During t_{on} :

$$V_i = L_p (\Delta i/T_{ON}) \rightarrow \Delta i = (V_i/L_p) t_{on}$$

During t_{off} :

$$V_i = (N_p/N_c) = L_p (\Delta i/t_{off}) \rightarrow \Delta i = (N_p/N_c) (V_i/L_p) t_{off}$$

Setting Δi 's equal:

$$(V_i/L_p) t_{on} = (N_p/N_c) (V_i/L_p) t_{off}$$

$$t_{on}/t_{off} = N_p/N_c$$

$$\text{Since } D = t_{on}/T = t_{on}/(t_{on} + t_{OFF})$$

$$\text{max. duty cycle } D_{max} = (N_p/N_c)/[(N_p/N_c) + 1]$$

$$D_{max} = (1.25)/(1.25 + 1) = 0.56 (56\%)$$

3. The output voltage equations of a forward converter provides the transformer's secondary-to-primary turns ratio:

$$V_o + V_{diode} \leq V_{imin} \times D_{max} (N_s/N_p)$$


$$N_s/N_p \geq (V_o + V_{diode})/(V_{imin} \times D_{max})$$

$$N_s/N_p \geq (5.5V)/(20V)(56\%) = 0.49$$

$$\Delta \text{ let } N_s/N_p = 0.5$$

4. Calculate transformer's primary inductance by finding the maximum magnetizing current (Δi_{LP}) that does not allow the maximum switch current to exceed it's 3 A limit (capital I for DC current, Δi for AC current, and lower case i for total current):

$$i_{sw} = i_{pri} = i_{Lo'} + \Delta i_{LP}$$



01121601

where $i_{Lo'}$ is the reflected secondary current and Δi_{LP} is the primary inductance current.

$$i_{Lo'} = i_{Lo}(N_s/N_p) \quad (i_{Lo} \text{ reflected to primary})$$

$$i_{Lo} = I_{Lo} \pm \Delta i_{Lo}/2$$

Δi_{Lo} is the output inductor's ripple current

$$I_{Lo} = I_o \quad (\text{the load current})$$

$$i_{Lo'} = (I_o \pm \Delta i_{Lo}/2)(N_s/N_p)$$


$$i_{Lo'(pk)} = (I_{o(max)} + \Delta i_{Lo}/2)(N_s/N_p)$$

$$i_{sw} = i_{sw} + \Delta i_{sw}$$

$$i_{sw(pk)} = i_{Lo'(pk)} + \Delta i_{LP(pk)}$$


$$i_{sw(pk)} = (I_{o(max)} + \Delta i_{Lo}/2)(N_s/N_p) + \Delta i_{LP(pk)}$$

Transformer Design (Continued)



Using standard inductors, a good practical value to set the output inductor current (Δi_{Lo}) to is 30% of the maximum load current (I_o). Thus;

$$\begin{aligned} i_{sw(pk)} &= (I_{o(max)} + 0.15\Delta i_{Lo})(N_s/N_p) + \Delta i_{Lp(pk)} \\ \Delta i_{Lp(pk)} &= i_{sw(pk)} - (I_{o(max)} + 0.15\Delta i_{Lo})(N_s/N_p) \end{aligned}$$



Output Filter—Capacitor

Since the output capacitor's current is equal to inductor's ripple current, the output capacitor's value can be found using the inductor's ripple current. Starting with the current-voltage relationship, the output capacitance is calculated:

$$\begin{aligned} \Delta V_o &= 1/C_o \int i dt \\ &= \Delta i_{Lo}/4C_o (TR/2) \\ &= (\Delta i_{Lo} \cdot T)/8C_o \\ C_o &= (\Delta i_{Lo} \cdot T)/8\Delta V_o \end{aligned}$$

$$\begin{aligned} \Delta i_{Lp(pk)} &= 3A - (4A + 0.15 \times 4A)(0.5) = 0.7A \\ L_p &= V_{pri} \times \Delta t/\Delta i = (V_i - V_{sat})(t_{on}/\Delta i_{Lp(pk)}) \\ &= (V_{i(max)} - V_{sat})(D_{max}/(\Delta i_{Lp(pk)} \times f)) \\ &= (24V - 0.8V)(0.56/0.7 \times 52 \text{ kHz}) \\ L_p &= 357 \mu\text{H} \\ \Delta \text{let } L_p &= 350 \mu\text{H} \end{aligned}$$

Output Filter—Inductor

The first component calculated in the design is the output inductor, using the current-to-voltage relationship of an inductor:

$$V_L = L_o (\Delta i_{Lo}/t_{on})$$

Choosing an inductor ripple current value of $0.3I_o$ and a maximum output current of $4A$:

$$\Delta i_{Lo} = 0.3 (4A) = 1.2A$$

During t_{on} :

$$V_L = V_s - V_D - V_o \quad [\text{where } V_s = (V_i - V_{sat})(N_s/N_p)]$$

Thus,

$$[(V_i - V_{sat})(N_s/N_p) - V_d - V_o] = L_o (\Delta i_{Lo}/D) f$$

$$L_o = [(V_i - V_{sat})(N_s/N_p) - V_d - V_o] \times D/\Delta i_{Lo} \times f$$

$$L_o = [(24V - 0.8V)(0.5) - 0.5V - 5V] 56\% / 1.2A \times 52 \text{ kHz}$$

$$L_o = 55 \mu\text{H}$$

$$\Delta \text{let } L_o = 60 \mu\text{H}$$

However, the equivalent series resistance (ESR) of the capacitor multiplied by the inductor's ripple current creates a parasitic output ripple voltage equal to:

$$\Delta V_o = ESR_{co} \cdot \Delta i_{Lo} = ESR_{co} \cdot 0.3 I_o$$

This parasitic voltage is usually much larger than the inherent ripple voltage. Hence, the output capacitor parameter of interest, when calculating the output ripple voltage, is the equivalent series resistance (the capacitance of the output capacitor will be determined by the frequency response analysis). Using a standard-grade capacitor with ESR of 0.05Ω produces a total output ripple voltage of:

Output Filter—Capacitor (Continued)

$$\Delta V_o = 0.05\Omega \cdot 1.2A \approx 60 \text{ mV}$$

To get output ripple voltage of 20 mV or less (as was part of the design specs) requires a capacitor with ESR of less than 17 mΩ.

Snubber Circuit

A snubber circuit (C_S , R_S , D_S) is added to reduce the voltage spike at the switch, which is caused by the transformer's leakage inductance. It is designed as follows: when the switch is off,

$$V_R = V_{CE} - V_{IN} - V_D$$

$$V_{LL} = V_D + V_R - V_{IN}(N_p/N_c)$$

Substituting for V_R , the voltage across the leakage inductance, V_{LL} , is,

$$V_{LL} = V_{CE} - V_{IN}(1 + N_p/N_c)$$

Using the current-voltage relationship of inductors,

$$t_S = I_{PRI}(L/V_{LL})$$

Substituting for V_{LL} ,

$$t_S = I_{PRI} L / (V_{CE} - V_{IN}(1 + N_p/N_c))$$

Calculating for the average leakage inductance current, $I_{L(AVE)}$,

$$I_{LL(AVE)} = I_{PRI(MAX)} (t_S)/2T$$

$$= I_{PRI(MAX)}^2 L_f / 2(V_{CE} - V_{IN}(1 + N_p/N_c))$$

Solving for the snubber resistor;

$$R_S = V_R/I_{LL(AVE)}$$

Substituting $I_{LL(AVE)}$ and V_R results in,

$$R_S = 2 (V_{CE} - V_{IN}(1 + N_p/N_c)) X (V_{CE} - V_{IN} - V_D)/(L_f (I_{PRI(MAX)})^2 f)$$

Choosing L_L to equal 10% of L_p ,

$$R_S = 2 (65V - 24V - 1V) X (65V - 24V(2.25))/$$

$$(7 \mu\text{H} (3A)^2 52 \text{ kHz})$$

$$= 268.9\Omega \approx 270\Omega$$

Using the current-voltage relationship of capacitors,

$$\Delta V_R = (T - t_S) I_C/C_S = (T - t_S) V_R/R_S C_S \approx V_R/R_S C_S f$$

The capacitor C_S equates to,

$$C_S = V_R/R_S f \Delta V_R$$

$$C_S = 40V/(270\Omega)(52 \text{ kHz}) 10V = 0.28 \mu\text{F} \approx 0.33 \mu\text{F}$$

The snubber diode has a current rating of 1A peak and a reverse voltage rating of 30V.


Other Components

Diodes, D_R and D_F , used in the secondary are 5A, 30V Schottky diodes. The same diode type is used for D_c , however a lower current diode could have been used.

A compensation network of R_c and C_c optimizes the regulator's stability and transient response and provides a soft-start function for a well-controlled power-up.






The finished circuit is shown below.

5V, 4 A Forward Converter Circuit Schematic



01121604

Other Components (Continued)



Load Step Response

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor
Corporation**
Americas
Email: support@nsc.com

www.national.com

**National Semiconductor
Europe**
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor
Asia Pacific Customer
Response Group**
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

**National Semiconductor
Japan Ltd.**
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507