Efficient Safety Circuit for Electronic Ballast

Prepared by: Michael Bairanzade
ON Semiconductor

INTRODUCTION

The self-oscillating circuit, commonly used in the low cost half-bridge converter, is prone to thermal runaway when the fluorescent lamp does not strike. As a consequence, either the switches are oversized to sustain such a fault condition, or the circuit includes a safety network to avoid this risk. Although several schematics are usable to perform such a function, the one described in this paper is easy to implement and does not influence the normal operation of the converter.

PROBLEM DESCRIPTION

The schematic diagram of the evaluation board given in Figure 1 is built around a standard half-bridge self-oscillating converter to feed the lamp, together with a Power Factor Correction circuit in the front end.

This topology makes profit of the RLC series resonant network. It can indefinitely sustain the open load condition (i.e., broken filament) since there are neither a current flow nor voltage spikes in the circuit under this mode.

When the lamp runs in steady state, the current is limited essentially by the impedance of the series inductor L1 and, thanks to the free wheeling diodes connected collector to emitter, there are no voltage spikes across the power transistors.

The operation of the ballast is more complex during the start-up sequence, when the circuit operates close to the resonance built with L1/C11/C12/R18, yielding large peak collector current and high voltage at the L1/C11 node, hence across the lamp. Usually, the lamp strikes rapidly, depending upon the temperature and the peak voltage applied across the electrodes. A typical four-foot long tube needs 800 V to strike, with a preheating time of around 500 ms for the filaments. However, at the end of life, or under worst case conditions (low line voltage, negative ambient temperature, etc.), the lamp may not strike and the circuit will continuously operate in the start-up mode, yielding maximum losses in the power transistors. Such level of losses generate heat which, unless the devices are heavily heatsunk, will increase the die temperature above the maximum rating in a few seconds. At this moment, the transistors are exposed to a high thermal runaway risk and TO220 packaged parts may blow up in less than two minutes. This time is shorter for smaller packages like the DPAK or the TO92.

APPLICATION NOTE

SAFETY NETWORK DESCRIPTION

The schematic given in Figure 4, partially reproduced in Figure 2, includes a safety circuit built with R8, D10, Q4, the sense network C16, D5, C10, R17, R16, and D11 being shown in Figure 4.

Basically, the strike voltage is scaled down by the resistor divider R16/R17 and rectified by diode D11. The capacitors C10 and C16 give a time constant to delay the action, allowing the start up of a normal lamp for about 5 seconds. Capacitor C18 filters the gate voltage, making sure that noise will not trigger the thyristor. When the voltage across C10 exceeds the zener value of D5, the thyristor Q4 is triggered, pulling the low side of the winding T1d to ground. The Vaux voltage, supplied by the PFC, is applied across D10/R8/N4 and the DC current Is forces the toroid into the saturation region by the extra flux coming from Is*T1d.

Consequently, the output to base positive coupling of each transistor becomes negligible, the μr being now equal to 1, and the converter stops immediately. Since the value of Is is made larger than the holding current IH, the SCR stays ON until the line is switched OFF: the fault is memorized and the module is fully protected.

On the other hand, Is shunts to ground all of the energy coming from the pre-charge resistor R3 (see Figure 4) and the Vaux winding connected across the PFC output inductor: the front end stage is switched off, since the Vaux drops below the low voltage threshold of IC; and the power dissipated by Joule’s effect in R8 is negligible.

Since a 10 mm toroid is large enough to accommodate 20 turns for T1d (AWG 32 or lower), one needs only 50 mA of DC current to saturate the toroid. These numbers must be recalculated for different toroid size and ferrite material.

Eventually, the start-up network can be deactivated when the safety circuit is triggered, by using two extra diodes to clamp the voltage below the trig point of the DIAC as depicted Figure 3.
Figure 1. Standard Half Bridge Electronic Ballast Schematic Diagram
Figure 2. Low Losses Safety Circuit (Patent Pending)

NOTE: Partial circuit, see details and references Figure 4

Figure 3. Deactivation of the Start–up Network (Patent Pending)

NOTE: Partial circuit, see details and references Figure 4
Figure 4. Typical Safety Circuit Application
If the low voltage Vaux, or similar, is not available (i.e., module without a PFC), the current \( I_s \) can be derived from the \( V_{CC} \) line. Obviously, the components must be sized to sustain the high voltage as depicted in Figure 5. In this case, the power dissipated into \( R \) becomes high and will generate enough heat to significantly increase the temperature inside the housing of the electronic circuit.

To overcome such a problem, the design can be improved as depicted in Figure 6. The DC current is kept at the \( I_H \) value by means of \( R_H \), limiting the losses to less than one watt. The saturation current \( I_s \) is generated by capacitor \( C_s \) which, associated to the current limiting resistor \( R_T \), will provide a pulse long enough to switch off the converter when the SCR is switched ON. However, once the capacitor is charged, the DC current, flowing in \( R_H \) associated with \( R_9 \), becomes too low to maintain the saturation of the core. The clamp diode \( D_C \), which is mandatory to avoid the restart of the converter, provides a path for the \( I_H \) current. Consequently, the current flowing in the start-up resistor \( R_9 \) is added to the one coming from \( R_H \), limiting the wattage of that resistor by sharing the holding current.

**CONCLUSION**

The high end electronic ballasts can be designed with specific drivers which include all the requested circuits to perform the safety functions, the extra cost being masked by the overall complexity. The situation is very different with modules targeted for the low cost market where each extra penny is valuable. The safety circuits proposed in this paper are easy to implement and do not need sophisticated and costly components to protect the electronic ballasts against the most common lamp failure mode.

With the galvanic isolation from the base drive of the power transistor provided by the magnetic circuit, the safety network is free from uncontrolled feedback from one circuit to the other. On the other hand, since it dumps the permeability of the magnetic core to unity, instead of shunting one base current only, both transistors are shut off simultaneously, avoiding the risk of cross conduction during the transient phase.

**BIBLIOGRAPHY:**

Michael Bairanzade:
Electronic Lamp Ballast Design
ON Semiconductor AN1543
SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILL C data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com
Toll-Free from Mexico: Dial 01–800–288–2872 for Access – then Dial 866–297–9322
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore: 001–800–4422–3781
Email: ONlit–asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.