Single_ended and Differential TDR Measurement with the aid of Ansoft's Full_Wave_SPICE

Zhao-Yin Wu (AKA Daniel Wu), Shou-Fang Chen (949) 341-0106 x225 and x228

daniel.wu@AltraBroadband.com

fang@AltraBroadband.com

01/06/02



Altra Broadband

Agenda

- Overview for getting the TDR Data
- Overview for Differential Mode and Common Mode Impedance
- Practical Example with Measurement Data Verified
- SMA Connector Modeling and its Application for Critical Net Simulation



Overview for the TDR Data?



How to get the TDR data?

Pure Modeling: (Field Extractor + SPICE Solver)



This box could be equivalent circuit from SPICELINK or S-Parameter from HFSS or Ensemble!!

The tools are fully available for Altra Broadband!! Measurement:

1. High speed step generator + High Speed Oscilloscope



2. Wideband VNA + TDR option

Measurement + Math Calculation:

Wideband VNA to get 1 port S_parameter + Full_Wave_SPICE (The purpose of this presentation material!!)



What is the TDR data?





Why&How from VNA to TDR

Why?

Generally Speaking, in the lab, VNA is more popular than real TDR. Therefore, if we could find a efficient way to get the TDR data from VNA measurement result than we do no have to purchase another TDR setup.





How to get the Z_c -t curve from V-t? (cont'd)

 $V_{excited}$ is user definable when doing the SPICE simulation $V_{detected}(t)$ is node voltage at the input, which is calculated form the Full_Wave_SPICE.









Example from VNA to TDR (cont'd)

3rd, run the Full_Wave_SPICE to get the voltage waveform at input node.



Example from VNA to TDR (cont'd)

4th, use the waveform calculator to translate the V-t curve into Z_0 -t curve. In schematic capture, Result \rightarrow Calculator \rightarrow apply $[V_{detected}(t)/(neg(V_{detected}(t)-1))]*Z_0$



Overview for Differential and Common Mode Impedance



Impedance for Differential Pair

The characteristic impedance should be a 2x2 matrix

$$Z_{0} = \begin{bmatrix} Z_{011} & Z_{012} \\ Z_{012} & Z_{022} \end{bmatrix}$$

half sub widtl

Recall that the characteristic impedance matrix relates the line voltage to the line current as follows :

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = Z_0 \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} + reflection \ term$$

If we replace the
$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} \& \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} (\text{node } v \& i) \text{ with } \begin{bmatrix} v_{m1} = a_1v_1 + a_2v_2 \\ v_{m2} = a_3v_1 + a_4v_2 \end{bmatrix} \& \begin{bmatrix} i_{m1} = b_1i_1 + b_2i_2 \\ i_{m2} = b_1i_1 + b_2i_2 \end{bmatrix} (\text{modal } v \& i)$$

then Z_0 will become
$$\begin{bmatrix} Z_{0even} & 0 \\ 0 & Z_{0odd} \end{bmatrix}$$

If you *excite* the differential pair equally or differentially,

then the signals will suffer from common mode impedance (Z_{cm}) and differential mode impedance (Z_{diff}) , respective ly.



Impedance for Differential Pair(cont'd)

What's the relation between these impedances?



Let's zero the differential-mode voltage and set the common-mode voltage to 1 Volt This implies $v_1 = 1$ $v_2 = 1$

$$\begin{bmatrix} 1\\1\\1 \end{bmatrix} = \begin{bmatrix} Z_{011} & Z_{012}\\Z_{012} & Z_{011} \end{bmatrix} \begin{bmatrix} i_1\\i_2 \end{bmatrix} \implies \begin{bmatrix} i_1\\i_2 \end{bmatrix} = \frac{1}{Z_{011}^2 - Z_{012}^2} \begin{bmatrix} Z_{011} & -Z_{012}\\-Z_{012} & Z_{011} \end{bmatrix} \begin{bmatrix} 1\\1 \end{bmatrix} = \frac{1}{Z_{011}^2 - Z_{012}^2} \begin{bmatrix} Z_{011} - Z_{012}\\Z_{011} - Z_{012} \end{bmatrix}$$
$$i_1 = i_2 = \frac{1}{Z_{011} + Z_{012}} \implies i_{cm} = \frac{2}{Z_{011} + Z_{012}} \therefore \begin{bmatrix} Z_{cm} = \frac{Z_{011} + Z_{012}}{2} \end{bmatrix}$$

This slide refer the paper from Ansoft's AN, "Differential Pair Analysis" by J. Eric Bracken and Tektronixs' presentation slide, "FibreChannel Interconnect Signal Integrity Measurement and Modeling Methodologies" by Dima Smolyansky, <u>Dima@tdasystems.com</u> and CYPRESS Semiconductor Corporation's AN, "Termination and Biasing of HOTLinkII[™] High-Speed Serial I/O" Altra Broadband



Practical Example with Measurement Data Verified



Single_ended Impedance







Voltage Waveform Sim and Single_ended Impedance Derivation In FWS



Differential Impedance

Full Wave SPICE Voltage Waveform Simulation

d

Differential Impedance Derivation in Full Wave SPICE

Differential Impedance Comparison with Real TDR Differential Impedance vs Time 200 - - - TDR Measurement -VNA+Full_Wave_SPICE Differential Impedance(ohm) 150 100 50 0 0.0E+00 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 Time(s) Altra Broadband

SMA Connector Modeling and its Application for Critical Net Simulation

Analysis Strategy

Transistor SPICE(from Vendor)

SPICE Simulation Result

Clock = 500MHz, termination is added in the default position. (0603 Resistor Pads)

Appendix I: Frequency Range Planning Before VNA Measurement

For Altra's 50 Ω Transmission Line of *n*strip: $\boldsymbol{e}_{eff} \approx 3.82$

$$l = v \cdot t = \frac{c}{\sqrt{\boldsymbol{e}_{eff}}} \cdot t = \frac{3 \times 10^{10} \cdot 394}{\sqrt{3.82}} \cdot t(mil) \cong 6047.6 \times 10^9 \cdot t$$

 $1n \sec \xrightarrow{\approx} 6inches = 6000 mils$

Time Domain Resolution : t_s

Frequency Domain Resolution : Δf

Time Domain Span : T

Frequency Domain Span : $f_s = \frac{1}{t_s} (for DSB)$

From FFT :
$$\frac{f_s}{\Delta f} = N(\# \text{ of FFT points}) = \frac{T}{t_s}$$

In HFSS or measurement, if we sweep from $0 \sim 20$ GHz, which means SSB, then $f_s = 40$ GHz

$$\therefore t_s = \frac{1}{f_s} = \frac{1}{40GHz} = 0.025ns = 250ps$$

 \Rightarrow Space Domain Resolution $\xrightarrow{\text{For Altra's 50}\Omega} 150 \text{mils}$

Currently, the highest frequency the network analyzer could provide in Altra is 50GHz

$$\therefore t_s = \frac{1}{f_s} = \frac{1}{100GHz} = 0.01n \xrightarrow{\cong} 60mils \cong 1.5mm$$

 \equiv Achievable Space Domain Resolution in Altra

This should be accompanied with high quality flex cable for the VNA.

Altra Broadband

Reference

- 1. "Differential Pair Analysis" Ansoft's AN, by J. Eric Bracken
- 2. "Fiber Channel Interconnect Signal Integrity Measurement and Modeling Methodologies", Tektronixs' presentation slide by Dima Smolyansky, Dima@tdasystems.com
- 3., "Termination and Biasing of HOTLinkII[™] High-Speed Serial I/O", CYPRESS Semiconductor Corporation's AN
- 4. "ECLinPS Plus[™] SPICE Modeling Kit", AND8009/D from On Semiconductor, prepared by Senad Lomigora, Paul Shockman
- 5. Data sheet for MC10LVEP16, MC100LVEP16, "2.5V / 3.3VECL Differential Receiver/Driver", from On Semiconductor
- 6. "Impedance test result for Altra's board", Daniel Wu, ShouFang Chen from Altra Broadband
- 7. "From VNA to TDR in Full Wave SPICE", Daniel Wu, ShouFang Chen from Altra Broadband
- 8. "Impedance Control and Termination for Differential Pair", Daniel Wu from Altra Broadband
- 9. "Critical Net Analysis Report", Daniel Wu from Altra Broadband

