


EE 560


FABRICATION OF MOS CIRCUITS

CMOS CHIP MANUFACTURING STEPS




CMOS PROCESSING TECHNOLOGY

DIFFUSION PROCESS



- > Boron typically used for p-type doping
- > Arsenic and Phosphorus are typically used for n-type doping.

PHOTOLITHOGRAPHY




Methods for inserting impurity atoms into Si substrate

- ✗ Diffusion (high temperature)
- ✗ Epitaxial growth followed by diffusion
- ✗ Ion implantation (high velocity)


Local Oxidation of Silicon (LOCOS)

- > Fabricate **thin** SiO_2 layer **adjacent** to **THICK** SiO_2 layers.
- > Transition from **THICK** to **thin** SiO_2 layers fabricated **WITHOUT** creating **sharp vertical transitions**.




SiN acts as **barrier** to oxygen atoms, **stops further oxidation** at SiN-SiO_2 interface.

A FABRICATED n-MOS TRANSISTOR



Simplified process sequence
for the fabrication of an n-well
CMOS IC with a single
polysilicon layer




Fabrication Steps in Si-Gate NMOS Process

8


Patterning SiO_2 Layer




Gate Oxidation




Patterning Polysilicon




Source, Drain Inplants or Diffusions (self aligned)




Contact Cuts



Patterning Al Layer




Parasitic MOS Transistor or Field Device




Typical N-Well CMOS Process







10

Physical Structure



Mask Top View
















CMOS INVERTER LAYOUT IN AN N-WELL CMOS PROCESS

12












COLOR LEGEND


| | |
|---|----------------|
|  | n-Well |
|  | n ⁺ |
|  | Polysilicon |
|  | p ⁺ |
|  | Gate Oxide |
|  | Field Oxide |
|  | Metal 1 |
|  | Metal 2 |
|  | Metal 3 |
|  | Contact/via |



CMOS INVERTER IN TWIN-WELL CMOS PROCESS

COLOR LEGEND

| | |
|---|-------------|
|  | n-Well |
|  | p-Well |
|  | n^+ |
|  | Polysilicon |
|  | p^+ |
|  | Gate Oxide |
|  | Field Oxide |
|  | Metal 1 |
|  | Metal 2 |
|  | Metal 3 |
|  | Contact/via |




CMOS PROCESS ENHANCEMENTS

1. INTERCONNECT



- A. **Metal Interconnect** (two, three, four or more levels)
- B. **Polysilicon** (two or more levels, also for high quality capacitors)
- C. **Polysilicon/Refractory Metal Interconnect**
- D. **Local Interconnect**

2. CIRCUIT ELEMENTS


- A. **Resistors**
- B. **Capacitors**
- C. **Electrically Alterable ROM** (EAROM - EEROM - EEPROM)
- D. **Bipolar Transistors**




COLOR LEGEND



LOCAL INTERCONNECT




Polysilicon/Refractory Metal or Silicide Gate/Interconnect Structures




Silicide Gate (e.g. silicon and tantalum)

Doped Polysilicon: $R_{sheet} = 20 \text{ to } 40 \text{ } \Omega/\text{Square}$




Silicide: $R_{sheet} = 1 \text{ to } 5 \text{ } \Omega/\text{Square}$





Polysilicon/Silicide (Polycide) Gate



Self-Aligned Polysilicon/Silicide (Salicide)

- (i) Polysilicon/silicide gate, 
- (ii) Silicide source/drain(s)  


CMOS DOUBLE POLY CAPACITORS



$$C = C_{\text{oxC}} WL \quad C_{\text{oxC}} = \frac{\epsilon_{\text{ox}}}{t_{\text{oxC}}}$$

RESISTORS

19



$$R = \frac{\rho}{t} \frac{L}{W} = R_s \frac{L}{W}$$

ρ = resistivity

t = thickness

L = conductor length

W = conductor width

R_s = sheet resistance /sq

Typical Sheet Resistance for Conductors (R_s - /sq)


| Material | Min | Typ | Max |
|---|------|------|------|
| Metal - Meal 2 | 0.05 | 0.07 | 0.1 |
| Metal 3 | 0.03 | 0.04 | 0.05 |
| Polysilicon | 15 | 20 | 30 |
| Silicide | 2 | 3 | 6 |
| n ⁺ , p ⁺ Diffusion | 10 | 25 | 100 |
| n-Well | 1K | 2K | 5K |

$$R_c = k \frac{L}{W}$$

$$k = \frac{1}{\mu C_{ox} (V_{gs} - V_T)}$$

← MOS Resistor

EEPROM TECHNOLOGY



$$I_{\text{FN}} = C_1 W L E_{\text{ox}}^2 e^{-E_0/E_{\text{ox}}}$$


where

$$E_{\text{ox}} = \frac{V_{\text{gs}}}{t_{\text{ox}}} \quad \text{electric field across tunnel oxide}$$

E_0 and C_1 are process dependent constants

BIPOLAR TRANSISTORS IN STANDARD CMOS

Substrate **pn**p Bipolar Transistor



LAYOUT DESIGN RULES

22

PHYSICAL LAYER: prescription for preparing photomasks used in fabrication of ICs. Specify to the designer geometric constraints on the layout artwork so that patterns on the processed wafer will preserve the intended topology and geometry of the design.

PURPOSE: realize fabricated circuits optimum yield in smallest area possible without compromising the reliability of the circuit.

DESIGN RULE WAIVER: any significant and/or frequent departure from design rules.

TWO TYPES OF DESIGN RULES:

- a. line widths and separations
- b. interlayer registration

DESIGN RULE SPECS:

- a. 'micron' rules - minimum feature sizes and spacings in μm units (normal spec in industry)
- b. 'lambda ()' rules - minimum feature sizes and spacings speced in terms of a single parameter (popularized by Mead and Conway and permits first order scaling)

LAYOUT DESIGN RULES












The **Design Process** can be **Abstracted** to **Manageable Number** of **Layout Levels** that Represent the **Physical Features** on the **Processed Silicon Wafer**, i.e.

- > **Two different substrates** (i.e. original substrate + well or twin wells)
- > **Doped regions p- and n- transistor forming materials** (e.g. sources and drains)
- > **Transistor gate electrodes**
- > **Interconnect paths**
- > **Interlayer contacts**




CMOS N-WELL DESIGN RULES

24


COLOR LEGEND

| | |
|--|----------------|
|  | n-Well |
|  | p-Well |
|  | n ⁺ |
|  | Polysilicon |
|  | p ⁺ |
|  | Gate Oxide |
|  | Field Oxide |
|  | Metal 1 |
|  | Metal 2 |
|  | Metal 3 |
|  | Contact/via |

B1 = TEXT - R1
B2 = TEXT - R2
C1 = TEXT - R3
C2 = TEXT - R4
C3 = TEXT - R6
C4 = TEXT - R5 **C5**
= TEXT - R7



COLOR LEGEND



E1 = TEXT - R10

E2 = TEXT - R11

E5 = TEXT - R12

E6 = TEXT - R13

E3 = TEXT - R16

E4 = TEXT - R17

E7 = TEXT - R18


E8 = TEXT - R14

E9 = TEXT - R20



E10 = TEXT - R19

F1 = TEXT - R8



F2 = TEXT - R9




EFFECT OF INSUFFICIENT GATE EXTENSION



EFFECT OF INSUFFICIENT SOURCE-DRAIN EXTENSION



mask misalignment changes width of device and sometimes completely eliminates it.



TECHNOLOGY RELATED CAD ISSUES

TWO BASIC CHECKS MUST BE COMPLETED TO ENSURE THE **MASK DATABASE** DEVELOPED IN LAYOUT CAN BE **TURNED INTO A WORKING CHIP**:

- a. To **verify specified Design Rules** have been obeyed
(**DESIGN RULE CHECK or DRC**)
- b. To **verify masks produce correct interconnected set** of circuit elements
(**MASK CIRCUIT-EXTRACTION**)

TYPICAL DESIGN FLOW
FOR THE PRODUCTION
OF AN IC MASK SET

