


# EE 560 CHIP INPUT AND OUTPUT (I/O) CIRCUITS


- > ESD PROTECTION CIRCUITS (INPUT PADS)
- > ON-CHIP CLOCK GENERATION & DISTRIBUTION
- > OUTPUT PADS
- > ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE
- > SUPER BUFFER CIRCUIT DESIGN
- > LATCH-UP PHENOMENON

# ESD PROTECTION


## HUMAN BODY MODEL




## MACHINE MODEL



## ESD TESTERS: LUMPED ELEMENT MODEL




Component	HBM	MM
$C_c$ (pF)	100	200
$R_s$ ( )	1500	25
$L_s$ ( $\mu$ )	5	2.5
$C_s$ (pF)	1	0
$C_t$ (pF)	10	10



# INPUT SERIES TRANSMISSION GATE CIRCUIT

5




A -> EXTERNAL (OFF-CHIP) input signal  
E -> INTERNAL (ON-CHIP) enable signal  
X -> INTERNAL (ON-CHIP) output signal

$X = A$ , when  $E = 0$

$X = \text{HIGH-IMPEDANCE STATE}$  when  $E = 1$


NOTE: ANY UNUSED INPUT TERMINALS SHOULD BE TIED TO  $V_{DD}$  OR GND USING PULL-UP OR PULL-DOWN RESISTORS RATHER THAN FLOAT

# INVERTING INPUT CIRCUIT




$$X = \bar{A}$$

## LEVEL SHIFTING FROM TTL TO CMOS



# VARIATIONS IN LEVEL SHIFT VTC DUE TO PROCESS VARIATIONS




PM-NM => nominal processing

PH-NL => strong pMOS, weak nMOS process corner

PL-NH => weak pMOS, strong nMOS process corner



# NON-INVERTING TTL LEVEL-SHIFTING CIRCUIT





# OUTPUT CIRCUITS AND $L(di/dt)$ NOISE


## TRISTABLE OUTPUT CIRCUIT



**Z = D for CK = 1**  
**Z = HIGH IMP for CK = 0**

**LARGE W/L**


- > Sufficient current sink, source
- > Reduce delay times



# LARGE W/L

- > Sufficient current sink, source => LARGE  $di/dt$
- > Reduce delay times

## L (di/dt) VOLTAGE DROP ACROSS BONDING WIRE CONNECTING PAD TO PACKAGE PIN



$$\frac{di}{dt}_{\max} = \frac{4 C_{\text{load}} V_{\text{DD}}}{(t_s)^2}$$


LET  $C_{\text{load}} = 100 \text{ pF}$ ,  $L = 2 \text{ nH}$ ,  $V_{\text{DD}} = 5 \text{ V}$  and  $t_s = 5 \text{ ns}$

$$\frac{di}{dt}_{\max} = \frac{4(100 \times 10^{-12})(5)}{(5 \times 10^{-9})^2} = 80 \frac{\text{mA}}{\text{ns}}$$

$$L \frac{di}{dt}_{\max} = 160 \text{ mV}$$


**HIGH-END MICROPROCESSOR CHIPS WITH 32 BITS OR 64 BIT DATA BUS LINES - ALL OUTPUT DRIVERS SWITCHING AT THE SAME TIME!**

## REDUCE $L(di/dt)$ NOISE



PRECHARGES INVERTER OUTPUT "Z" TO  $V_{DD}/2$  WHEN  $ST = 1$  AND  $CK = 0$  (JUST PRIOR TO  $CK \rightarrow 1$ )



# BIDIRECTIONAL BUFFER CIRCUIT WITH TTL INPUT CAPABILITY



# ON-CHIP CLOCK GENERATION AND DISTRIBUTION

## SIMPLE ON-CHIP CLOCK CIRCUIT



### RING OSCILLATOR




### PIERCE CRYSTAL OSCILLATOR CIRCUIT

-> GOOD FREQUENCY STABILITY

# TWO-PHASE CLOCKING SCHEMES




# GENERAL LAYOUT OF H-TREE CLOCK DISTRIBUTION NETWORK FOR UNIFORM CLOCK DISTRIBUTION




C AD Techniques to automate the generation of optimum clock distribution networks.





**PROBLEM:** GIVEN the task of driving a large capacitive load  $C_{LOAD}$ , how can a **SUPER BUFFER** comprised of chain of  $N$  inverters be scaled to minimize the buffer's delay time?




$N$  -> number of inverter stages

$a$  -> optimal stage scale factor

In General:

$$C_{LOAD} = a^{N+1} C_g$$



$N$  -> number of inverter stages  
 $a$  -> optimal stage scale factor

In General:

$$C_{LOAD} = a^{N+1} C_g$$

CONSIDER  $N$  stages and  $C_{LOAD} = a^{N+1} C_g$

ALL INVERTERS HAVE SAME DELAY

$$t_d = \frac{C_d + aC_g}{C_d + C_g}$$

$t_d$  is per gate delay for Equiv INV in ring oscillator circuit with load capacitance =  $C_g + C_d$ .

$$t_{total} = (N+1) \frac{C_d + aC_g}{C_d + C_g}$$

Choose  $N$  and  $a$  to MINIMIZE  $t_{total}$

$$\text{where } C_{LOAD} = a^{N+1} C_g \Rightarrow N+1 = \frac{\ln(C_{LOAD}/C_g)}{\ln(a)}$$

$$\left. \begin{aligned}
 t_{\text{total}} &= (N+1) \frac{C_d + aC_g}{C_d + C_g} \\
 N+1 &= \frac{\ln(C_{\text{LOAD}}/C_g)}{\ln(a)}
 \end{aligned} \right] \Rightarrow t_{\text{total}} = \frac{\ln(C_{\text{LOAD}}/C_g)}{\ln(a)} \frac{C_d + aC_g}{C_d + C_g}$$

**TO MINIMIZE  $t_{\text{total}}$ :**

$$\frac{dt_{\text{total}}}{da} = \ln \frac{C_{\text{LOAD}}}{C_g} - \frac{1/a}{(\ln(a))^2} \frac{C_d + aC_g}{C_d + C_g} + \frac{1}{\ln(a)} \frac{C_g}{C_d + C_g} = 0$$

**= 0**

$$a_{\text{opt}} \left[ \ln(a_{\text{opt}}) - 1 \right] = \frac{C_d}{C_g}$$

**For the SPECIAL CASE  $C_d = 0 \Rightarrow \ln(a_{\text{opt}}) = 1$  or  $a_{\text{opt}} = e^1 = 2.718$**

**EXAMPLE:** For  $C_d = 0.5$  fF,  $C_g = 10$  fF, determine  $a_{\text{opt}}$  and  $N$  for  $C_{\text{LOAD}} = 50$  pF.

$$a_{\text{opt}} [\ln(a_{\text{opt}}) - 1] = 0.5 \Rightarrow a_{\text{opt}} = 3.18$$


$$N + 1 = \frac{\ln(C_{\text{LOAD}}/C_g)}{\ln(a)}$$

$$\begin{aligned} N &= [\ln(C_{\text{LOAD}}/C_g)/\ln(a)] - 1 \\ &= [\ln(50 \times 10^{-12}/1 \times 10^{-14})/\ln(3.18)] - 1 \\ &= [\ln(5000)/\ln(3.18)] - 1 = 6.36 \end{aligned}$$

The **SUPER BUFFER DESIGN** which **MINIMIZES**  $t_{\text{total}}$  for  $C_{\text{LOAD}} = 50$  pF is


$N = 7$  Equiv INV stages

$$a_{\text{opt}} = 3.18$$




## WHY USE PLL IN SYSTEM CLOCKS?


- + To synchronize the internal clock of a chip to an external clock.
- + To operate an internal clock at a higher rate than the external clock input.



Generates an internal  
 $f_{\text{clk-out}} = 4 \times f_{\text{clk}}$   
 synchronized to **clk**










synchronizes the out-put enables of two chips  
 bus (high speed - tristate)



# LATCHUP IN CMOS CIRCUITS

latch-up susceptibility  
 $1/[NSUB \text{ (spacing)}^2]$





$$I_H = \frac{I_{Rsub} \alpha_{pnp} + I_{Rwell} \alpha_{npn}}{\alpha_{pnp} + \alpha_{npn} - 1}$$

At the on-set of latch-up

$$I > I_H = (V_{DD} - V_H)/R_T$$

**LATCH-UP CONDITION**

$$\alpha_{npn} + \alpha_{pnp} \geq 1 + \left( \frac{\frac{R_T}{R_{well}} \alpha_{pnp} + \frac{R_T}{R_{sub}} \alpha_{npn}}{\frac{V_{DD}}{V_{BE-sat}} - 2} \right)$$



## LATCH-UP PREVENTION

$$\alpha_{\text{nnp}} + \alpha_{\text{pnp}} \geq 1 + \left( \frac{\frac{R_T}{R_{\text{well}}} \alpha_{\text{pnp}} + \frac{R_T}{R_{\text{sub}}} \alpha_{\text{nnp}}}{\frac{V_{\text{DD}}}{V_{\text{BE-sat}}} - 2} \right)$$

← make small
→ make large

Reduce  $\alpha_{\text{nnp}}, \alpha_{\text{pnp}}$ ; Reduce  $R_{\text{sub}}, R_{\text{well}}$

### Latchup Prevention LAYOUT Guidelines:

- A. Latchup resistant CMOS processes (thin epi layer on highly doped substrate).
- B. Layout n and p channel transistors such that all nMOS transistors are placed close to GND and  $V_{\text{DD}}$ . Physically separate n and p transistors (i.e. with the bonding pad).
- C. Use  $p^+$  guard rings connected to GND around nMOS transistors and  $n^+$  guard rings connected to  $V_{\text{DD}}$  around the pMOS transistors to reduce  $R_{\text{well}}$  and  $R_{\text{sub}}$  and to weaken BJTs.
- D. Place sub, well contacts close to the nMOS, pMOS source connections to supply rails (i.e. GND for nMOS,  $V_{\text{DD}}$  for pMOS).

**CONSERVATIVE RULE:** One sub contact per source connection to a supply

**LESS CONSERVATIVE:** One sub contact per 5-10 devices.

# I/O CELL LAYOUT USING LATCH-UP GUIDELINES

