



EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS




$$C_{load} = C_{gdn} + C_{gdp} + C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$



$$C_{load} = C_{gdn} + C_{gdp} + C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

DELAY DEFINITIONS




Avg Prop Delay

$$P = \frac{PHL + PLH}{2}$$

$$V_{50\%} = V_{OL} + 0.5 [V_{OH} - V_{OL}] = 0.5 [V_{OL} + V_{OH}]$$

OUTPUT VOLTAGE RISE & FALL TIMES



$$V_{10\%} = V_{OL} + 0.1 [V_{OH} - V_{OL}]$$


$$V_{90\%} = V_{OL} + 0.9 [V_{OH} - V_{OL}]$$

CALCULATION OF DELAY TIMES

QUICK ESTIMATES:

$$PHL = \frac{C_{load} V_{HL}}{I_{avg,HL}} = \frac{C_{load} (V_{OH} - V_{50\%})}{I_{avg,HL}}$$

$$PLH = \frac{C_{load} V_{LH}}{I_{avg,LH}} = \frac{C_{load} (V_{50\%} - V_{OL})}{I_{avg,LH}}$$




$I_{avg,HL}$ -> approximate average C_{load} current during high-to-low V_{out} transition

$$I_{avg,HL} = \frac{1}{2} [i_C (V_{in} = V_{OH}, V_{out} = V_{OH}) + i_C (V_{in} = V_{OH}, V_{out} = V_{50\%})]$$

$I_{avg,LH}$ -> approximate average C_{load} current during low-to-high V_{out} transition

$$I_{avg,LH} = \frac{1}{2} [i_C (V_{in} = V_{OL}, V_{out} = V_{OL}) + i_C (V_{in} = V_{OL}, V_{out} = V_{50\%})]$$

MORE ACCURATE CALCULATION OF \dot{P}_{HL} , \dot{P}_{LH}






$$i_C = C_{load} \frac{dV_{out}}{dt} = i_{Dp} - i_{Dn}$$

1) V_{in} -RISING CASE:

IC: $V_{out} = V_{OH}$, $V_{in} = V_{OL} \rightarrow V_{OH}$

nMOS - ON SAT $V_{out} \geq V_{DD} - V_{T0n}$


p-MOS OFF LIN $0 \leq V_{out} < V_{DD} - V_{T0n}$



NOTE THAT:

$|i_{Dp}| \ll |i_{Dn}|$ for all inverter types

nMOS SAT
 nMOS LIN



$$\underline{t_0 < t < t_1'}:$$

$$i_{Dn} = \frac{k_n}{2} (V_{in} - V_{T0n})^2$$

$$= \frac{k_n}{2} (V_{OH} - V_{T0n})^2 = -C_{load} \frac{dV_{out}}{dt}$$


for $V_{OH} - V_{T0n} < V_{out} < V_{OH}$

$$\int_{t=t_0}^{t=t_1'} dt = -C_{load} \int_{V_{out}=V_{OH}}^{V_{out}=V_{OH}-V_{T0n}} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

Since i_{Dn} is INDEP of V_{out}

$$\int_{t=t_0}^{t=t_1'} dt = - \frac{C_{load}}{\frac{k_n}{2} (V_{OH} - V_{T0n})^2} \int_{V_{out}=V_{OH}}^{V_{out}=V_{OH}-V_{T0n}} dV_{out}$$

$$t_1' - t_0 = \frac{2C_{load}V_{T0n}}{k_n(V_{OH} - V_{T0n})^2}$$



$$\underline{t_1'} < t < t_1:$$

$$i_{Dn} = \frac{k_n}{2} [2(V_{in} - V_{T0n})V_{out} - V_{out}^2]$$

$$= \frac{k_n}{2} [2(V_{OH} - V_{T0n})V_{out} - V_{out}^2] = -C_{load} \frac{dV_{out}}{dt}$$

for $V_{out} > V_{OH} - V_{T0n}$

$$\int_{t=t_1'}^{t=t_1} dt = -C_{load} \int_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}} \frac{1}{i_{Dn}} dV_{out}$$

$$\int_{t=t_1'}^{t=t_1} dt = -2C_{load} \int_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}} \frac{1}{k_n [2(V_{OH} - V_{T0n})V_{out} - V_{out}^2]} dV_{out}$$

$$t_1 - t_1' = -\frac{2C_{load}}{k_n} \frac{1}{2(V_{OH} - V_{T0n})} \ln \left. \frac{V_{out}}{2(V_{OH} - V_{T0n}) - V_{out}} \right|_{V_{out}=V_{OH}-V_{T0n}}^{V_{out}=V_{50\%}}$$

$$t_1 - t_1' = -\frac{2C_{\text{load}}}{k_n} \frac{1}{2(V_{\text{OH}} - V_{\text{T0n}})} \ln \frac{V_{\text{out}}}{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{\text{out}}} \quad \left| \begin{array}{l} V_{\text{out}} = V_{50\%} \\ V_{\text{out}} = V_{\text{OH}} - V_{\text{T0n}} \end{array} \right.$$

$$= \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \ln \frac{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{50\%}}{V_{50\%}}$$

$$\rightarrow t_1' - t_0 = \frac{2C_{\text{load}} V_{\text{T0n}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})^2}$$

$$\text{PHL} = t_1 - t_1' + t_1' - t_0$$

$$\text{PHL} = \frac{2C_{\text{load}} V_{\text{T0n}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})^2} + \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \ln \frac{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{50\%}}{V_{50\%}}$$

$$= \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \frac{2(V_{\text{OH}} - V_{\text{T0n}})}{V_{50\%}} - 1$$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \frac{2(V_{\text{OH}} - V_{\text{T0n}})}{V_{50\%}} - 1$$

SUBSTITUTING $V_{50\%} = 0.5 [V_{\text{OL}} + V_{\text{OH}}]$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{OH}} - V_{\text{T0n}})} \frac{2V_{\text{T0n}}}{V_{\text{OH}} - V_{\text{T0n}}} + \ln \frac{4(V_{\text{OH}} - V_{\text{T0n}})}{V_{\text{OH}} + V_{\text{OL}}} - 1$$

WHERE for CMOS Inverters $V_{\text{OL}} = 0, V_{\text{OH}} = V_{\text{DD}}$

$$\tau_{\text{PHL}} = \frac{C_{\text{load}}}{k_n (V_{\text{DD}} - V_{\text{T0n}})} \frac{2V_{\text{T0n}}}{V_{\text{DD}} - V_{\text{T0n}}} + \ln \frac{4(V_{\text{DD}} - V_{\text{T0n}})}{V_{\text{DD}}} - 1$$

EXAMPLE 6.1

Consider a CMOS inverter with $C_{\text{load}} = 1.0 \text{ pF}$, where the IV characteristics of the nMOS transistor driver are specified as follows:

$$V_{\text{GSn}} = 5 \text{ V and } V_{\text{DSn}} \geq 4 \text{ V} \Rightarrow I_{\text{Dn}} = I_{\text{Dnsat}} = 5 \text{ mA}$$

Assume V_{in} is a step pulse that switches instantaneously from 0 to 5 V. Calculate the delay time necessary for the inverter output to fall from its initial value of 5 V to 2.5 V.

$$V_{50\%} = 0.5 [V_{\text{OL}} + V_{\text{OH}}] = 0.5 [0 + 5 \text{ V}] = 2.5 \text{ V}$$

FROM IV DATA: at SAT $V_{\text{DSn}} = 5 \text{ V} - V_{\text{T0n}} = 4 \text{ V} \Rightarrow V_{\text{T0n}} = 1 \text{ V}$

$$k_n = \frac{2I_{\text{Dnsat}}}{(V_{\text{GS}} - V_{\text{T0n}})^2} = \frac{10 \text{ mA}}{(4 \text{ V})^2} = 0.625 \times 10^3 \text{ A/V}^2$$

$$t_0 < t < t_1':$$

$$\text{where } i_{Dn} = I_{Dnsat} = 5\text{mA}^{14}$$

$$t=t_1' \quad V_{out} = V_{OH} - V_{T0n} \left(\frac{1}{i_{Dn}} \right) dV_{out}$$

$$\int_{t=t_0} dt = -C_{load} \int_{V_{out}=V_{OH}} dV_{out}$$

$$V_{OH} - V_{T0n} = 4\text{V}$$

$$V_{OH} = 5\text{V}$$

$$t_1' - t_0 = -\frac{C_{load}}{I_{Dnsat}} \int_{V_{out}=5\text{V}}^{V_{out}=4\text{V}} dV_{out} = -\frac{1\text{pF}}{5\text{mA}} (-1\text{V}) = 0.2\text{ns}$$

$$t_1' < t < t_1:$$

$$t_1 - t_1' = \frac{C_{load}}{k_n (V_{OH} - V_{T0n})} \ln \frac{2(V_{OH} - V_{T0n}) - V_{50\%}}{V_{50\%}}$$

$$= \frac{1\text{pF}}{(0.625 \times 10^{-3} \text{ A/V}^2)(5 - 1)\text{V}} \ln \frac{2(5 - 1)\text{V} - 2.5\text{V}}{2.5\text{V}}$$

$$= \frac{1 \times 10^{-12} \text{ F}}{(0.625 \times 10^{-3} \text{ A/V}^2)4\text{V}} \ln \frac{5.5}{2.5} = 1.26 \text{ ns}$$

$$PHL = 0.2 \text{ ns} + 1.26 \text{ ns} = 1.46 \text{ ns}$$

EXAMPLE 6.2

Consider a CMOS inverter with $C_{\text{load}} = 1.0 \text{ pF}$ and $V_{\text{DD}} = 5 \text{ V}$, where the IV characteristics of the nMOS transistor driver are specified as follows:

$$k_n' = \mu_n C_{\text{ox}} = 20 \text{ } \mu\text{A/V}^2, (W/L)_n = 10, \text{ and } V_{\text{T0n}} = 1.0 \text{ V}$$

Use both the average-current method and the differential equation method to calculate t_{fall} (time elapsed between the time $V_{\text{out}} = V_{90\%} = 4.5 \text{ V}$ to the time at which $V_{\text{out}} = V_{10\%} = 0.5 \text{ V}$).

average-current method

$$\begin{aligned} I_{\text{avg,fall}} &= \frac{1}{2} \left[i_C \left(V_{\text{in}} = \overset{5\text{V}}{V_{\text{OH}}}, V_{\text{out}} = \overset{4.5\text{V}}{V_{90\%}} \right) + i_C \left(V_{\text{in}} = \overset{5\text{V}}{V_{\text{OH}}}, V_{\text{out}} = \overset{0.5\text{V}}{V_{10\%}} \right) \right] \\ &= \frac{1}{2} \frac{1}{2} k_n (V_{\text{in}} - V_{\text{T0n}})^2 + \frac{1}{2} k_n (2(V_{\text{in}} - V_{\text{T0n}}) V_{\text{out}} - V_{\text{out}}^2) \\ &= \frac{1}{4} k_n \left[(V_{\text{OH}} - V_{\text{T0n}})^2 + (2(V_{\text{OH}} - V_{\text{T0n}}) V_{10\%} - V_{10\%}^2) \right] \\ &= \frac{1}{4} 20 \times 10^{-6} (\text{A/V}^2) (10) \left[(5 - 1)^2 \text{ V}^2 + (2(5 - 1)0.5 - (0.5)^2) \text{ V}^2 \right] = 0.9875 \text{ mA} \end{aligned}$$

average-current method cont.

$$t_{\text{fall}} = \frac{C_{\text{load}} V}{I_{\text{avg,fall}}} = \frac{1 \times 10^{-12} \text{ F}(4.5 - 0.5) \text{ V}}{0.9875 \times 10^{-3} \text{ A}} = 4.05 \times 10^{-9} \text{ s} = 4.09 \text{ ns}$$

differential equation method

SAT for $4.0 \text{ V} \leq V_{\text{out}} \leq 4.5 \text{ V}$


$$C_{\text{load}} \frac{dV_{\text{out}}}{dt} = -\frac{1}{2} k_n (V_{\text{in}} - V_{T0n})^2$$

$$\frac{dV_{\text{out}}}{dt} = -\frac{k_n}{2 C_{\text{load}}} (V_{\text{in}} - V_{T0n})^2 = -\frac{20 \times 10^{-6} \text{ A/V}^2 (10)}{2(1 \times 10^{-12} \text{ F})} (5 - 1)^2$$

$$= -1.6 \times 10^{-9} \text{ V/s}$$

$$\int_{t=t_0}^{t=t_{\text{sat}}} dt = -\frac{1}{1.6 \times 10^{-9} \text{ V/s}} \int_{V_{\text{out}}=4.5\text{V}}^{V_{\text{out}}=4.0\text{V}} dV_{\text{out}}$$

$$t_{\text{sat}} - t_0 = -\frac{1}{1.6 \times 10^{-9} \text{ V/s}} V_{\text{out}} \Big|_{V_{\text{out}}=4.5\text{V}}^{V_{\text{out}}=4.0\text{V}} = -\frac{1}{1.6 \times 10^{-9} \text{ V/s}} (4.0 - 4.5) \text{ V}$$



$$t_{\text{sat}} - t_0 = 0.3125 \text{ ns}$$

differential equation method cont

$$t_{\text{sat}} = 0.3125 \text{ ns}$$


LIN for $0.5 \text{ V} \leq V_{\text{out}} < 4.0 \text{ V}$

$$C_{\text{load}} \frac{dV_{\text{out}}}{dt} = -\frac{1}{2} k_n \left(2(V_{\text{in}} - V_{T0n}) V_{\text{out}} - V_{\text{out}}^2 \right)$$

$$\int_{t=t_{\text{sat}}}^{t=t_2} dt = -2 C_{\text{load}} \int_{V_{\text{out}}=4.0 \text{ V}}^{V_{\text{out}}=0.5 \text{ V}} \frac{dV_{\text{out}}}{k_n \left(2(V_{\text{in}} - V_{T0n}) V_{\text{out}} - V_{\text{out}}^2 \right)}$$

$$t_2 - t_{\text{sat}} = \frac{C_{\text{load}}}{k_n} \frac{1}{(V_{\text{in}} - V_{T0n})} \ln \frac{2(V_{\text{in}} - V_{T0n}) - V_{10\%}}{V_{10\%}}$$

$$= \frac{1 \times 10^{-12} \text{ F}}{20 \times 10^{-6} \text{ A/V}^2 (10) (5 - 1) \text{ V}} \ln \frac{2(5 - 1) - 0.5}{0.5} = 3.385 \text{ ns}$$



$$\tau_{\text{fall}} = (t_2 - t_{\text{sat}}) + (t_{\text{sat}} - t_0) = 3.385 \text{ ns} + 0.3125 \text{ ns} = 3.6975 \text{ ns}$$

$$= 4.09 \text{ ns} \quad I_{\text{avg}} \text{ method}$$

2) V_{in} -FALLING CASE:

IC: $V_{out} = V_{OL}, V_{in} = V_{OH} \rightarrow V_{OL}$ $V_{OH} = V_{DD}$




nMOS - OFF

SAT $V_{out} \leq -V_{T0p}$

p-MOS ON

LIN $-V_{T0p} < V_{out} \leq V_{DD}$

$V_{GS} = V_{in} - V_{DD}$ $V_{DS} = V_{out} - V_{DD}$



■ nMOS SAT
■ nMOS LIN

$$PLH = \frac{C_{load}}{k_p (V_{OH} - V_{OL} - |V_{T0p}|)} \frac{2 |V_{T0p}|}{V_{OH} - |V_{T0p}|} + \ln \frac{2(V_{OH} - V_{OL} - |V_{T0p}|)}{V_{OH} - V_{50\%}} - 1$$

$$V_{50\%} = 0.5 [V_{OL} + V_{OH}], \text{ FOR CMOS INV: } V_{OL} = 0, V_{OH} = V_{DD}$$

$$PLH = \frac{C_{load}}{k_p (V_{DD} - |V_{T0p}|)} \frac{2 |V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1$$

$$PHL = \frac{C_{load}}{k_n (V_{OH} - V_{T0n})} \frac{2 V_{T0n}}{V_{OH} - V_{T0n}} + \ln \frac{2(V_{OH} - V_{T0n})}{V_{50\%}} - 1$$

$$\text{FOR CMOS INV: } V_{OL} = 0, V_{OH} = V_{DD}$$

$$PHL = \frac{C_{load}}{k_n (V_{DD} - V_{T0n})} \frac{2 V_{T0n}}{V_{DD} - V_{T0n}} + \ln \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1$$

CONDITIONS FOR Balanced CMOS Inverter Propagation Delays, i.e. $t_{PHL} = t_{PLH}$

$$t_{PLH} = \frac{C_{load}}{k_p (V_{DD} - |V_{T0p}|)} \frac{2 |V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1$$

$$t_{PHL} = \frac{C_{load}}{k_n (V_{DD} - V_{T0n})} \frac{2 V_{T0n}}{V_{DD} - V_{T0n}} + \ln \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1$$

where $k_n = \mu_n C_{ox} \frac{W_n}{L_n}$ & $k_p = \mu_p C_{ox} \frac{W_p}{L_p}$

FOR $t_{PHL} = t_{PLH}$

$$V_{T0n} = |V_{T0p}|$$

$$k_n = k_p \quad \text{or} \quad \frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_p} = \frac{\mu_p}{\mu_n}$$

NOTE THAT:

- Calculation of t_{PHL} , depends largely on **NMOS driver**, i.e. **nearly same for all INV types**.
- Calculation of t_{PLH} , depends largely on the **load device** and its operation, i.e. **different for all INV types**.

CONSIDER depletion NMOS Load:

$$C_{load} \frac{dV_{out}}{dt} = i_{D,L}(V_{out})$$

$$V_{T,L} = V_{T0,L} + \left(\sqrt{|2 F| + V_{out}} - \sqrt{|2 F|} \right)$$

$$\text{SAT: } V_{DS,L} = V_{DD} - V_{out} \geq 0 - V_{T,L} \Rightarrow V_{out} \leq V_{DD} + V_{T,L}$$

$$I_{D,L} = \frac{k_{n,L}}{2} \left[-V_{T,L}(V_{out}) \right]^2$$



$$\text{LIN: } V_{DS,L} = V_{DD} - V_{out} < 0 - V_{T,L} \Rightarrow V_{out} > V_{DD} + V_{T,L}$$

$$I_{D,L} = \frac{k_{n,L}}{2} \left[2(-V_{T,L}(V_{out}))(V_{DD} - V_{out}) - (V_{DD} - V_{out})^2 \right]$$

$$PLH = C_{load} \int_{V_{out}=V_{OL}}^{V_{out}=V_{DD} - |V_{T,L}|} \frac{dV_{out}}{i_{D,L}(\text{sat})} + \int_{V_{out}=V_{DD} - |V_{T,L}|}^{V_{out}=V_{50\%}} \frac{dV_{out}}{i_{D,L}(\text{lin})}$$

$$PLH = \frac{C_{load}}{k_{n,L} |V_{T,L}|} \frac{2(V_{DD} - |V_{T,L}| - V_{OL})}{|V_{T,L}|} + \ln \frac{2|V_{T,L}| - (V_{DD} - V_{50\%})}{V_{DD} - V_{50\%}}$$


Input Waveform Slope



EMPERICAL DELAY CORRECTIONS FOR INPUT r, f

$$PHL(\text{actual}) = \sqrt{PHL^2(\text{step-input}) + \frac{r}{2}}$$

$$PLH(\text{actual}) = \sqrt{PLH^2(\text{step-input}) + \frac{f}{2}}$$



INVERTER DELAY DESIGN FORMULAS

$$\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T0n})} \frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1$$

where $k_n = \mu_n C_{ox} \frac{W_n}{L_n}$

$$\frac{W_n}{L_n} = \frac{C_{load}}{\tau_{PHL} \mu_n C_{ox} (V_{DD} - V_{T0n})} \left[\frac{2V_{T0n}}{V_{DD} - V_{T0n}} + \ln \left(\frac{4(V_{DD} - V_{T0n})}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T0p}|)} \frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1$$

where $k_p = \mu_p C_{ox} \frac{W_p}{L_p}$

$$\frac{W_p}{L_p} = \frac{C_{load}}{\tau_{PLH} \mu_p C_{ox} (V_{DD} - |V_{T0p}|)} \left[\frac{2|V_{T0p}|}{V_{DD} - |V_{T0p}|} + \ln \left(\frac{4(V_{DD} - |V_{T0p}|)}{V_{DD}} - 1 \right) \right]$$

EXAMPLE 6.3

Design a CMOS inverter by determining the W_n and W_p of the nMOS and PMOS transistors to meet the following specs:

-> $V_{th} = 2 \text{ V}$ for $V_{DD} = 5 \text{ V}$

-> Delay time of 2 ns for a V_{out} transition from 4 V to 1 V, with $C_{load} = 1.0 \text{ pF}$.

The process and device parameters are specified as follows:

$$k'_n = \mu_n C_{ox} = 30 \text{ } \mu\text{A}/\text{V}^2,$$

$$k'_p = \mu_p C_{ox} = 10 \text{ } \mu\text{A}/\text{V}^2$$

$$L_n = L_p = 1.0 \text{ } \mu\text{m}$$

$$V_{T0n} = 1.0 \text{ V}$$

$$V_{T0p} = -1.5 \text{ V}$$

$$W_{min} = 2 \text{ } \mu\text{m} \text{ (limited by design rules)}$$

STEP #1: Satisfy the **Delay Constraint:** t_{PHL} from 4 V to 1 V

HL => PULL-DOWN => t_{PHL} determined by nMOS driver

NOTE $V_{in} = V_{OH}$ and $1 \leq V_{out} \leq 4 \text{ V}$ => nMOS LIN

$$C_{\text{load}} \frac{dV_{\text{out}}}{dt} = -\frac{\mu_n C_{\text{ox}}}{2} \frac{W_n}{L_n} \left[2(V_{\text{OH}} - V_{\text{T0n}}) V_{\text{out}} - V_{\text{out}}^2 \right]$$

$$\text{delay} = 2.0 \times 10^{-9} \text{ s} = -2 C_{\text{load}} \frac{1}{\mu_n C_{\text{ox}} \frac{W_n}{L_n}} \int_{V_{\text{out}=4}}^{V_{\text{out}=1}} \frac{dV_{\text{out}}}{\left[2(V_{\text{OH}} - V_{\text{T0n}}) V_{\text{out}} - V_{\text{out}}^2 \right]}$$

$$= -2 C_{\text{load}} \frac{1}{\mu_n C_{\text{ox}} \frac{W_n}{L_n}} \frac{1}{2(V_{\text{OH}} - V_{\text{T0n}})} \ln \left. \frac{V_{\text{out}}}{2(V_{\text{OH}} - V_{\text{T0n}}) - V_{\text{out}}} \right|_{V_{\text{out}=4}}^{V_{\text{out}=1}}$$

$$= \frac{-C_{\text{load}}}{\mu_n C_{\text{ox}} \frac{W_n}{L_n} (V_{\text{DD}} - V_{\text{T0n}})} \left\{ \ln \left[\frac{1\text{V}}{2(5-1)\text{V} - 1\text{V}} \right] - \ln \left[\frac{4\text{V}}{2(5-1)\text{V} - 4\text{V}} \right] \right\}$$

$$2.0 \times 10^{-9} \text{ s} = \frac{-1 \times 10^{-12} \text{ F}}{(30 \times 10^{-6} \text{ A/V}^2) \frac{W_n}{L_n} (5-1)\text{V}} \left\{ \ln \left[\frac{1}{7} \right] - \ln \left[\frac{4}{4} \right] \right\}$$

$$\frac{W_n}{L_n} = \frac{1 \times 10^{-12} \text{ F}}{(2.0 \times 10^{-9} \text{ s})(30 \times 10^{-6} \text{ A/V}^2)(4)} \ln(7) = \frac{1}{(2.0)(0.03)(4)} \ln(7) = 8.108$$

$$\frac{W_n}{L_n} = 8.108, L_n = 1\mu\text{m} \Rightarrow W_n = 8.108 (1\mu\text{m}) = 8.1\mu\text{m}$$

From delay spec.

STEP #2: Satisfy the V_{th} constraint, where:

$$V_{th} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R}} (V_{DD} + V_{T0p})}{1 + \sqrt{\frac{1}{k_R}}} = \frac{1.0\text{V} + \sqrt{\frac{1}{k_R}} (5 + (-1.5))\text{V}}{1 + \sqrt{\frac{1}{k_R}}}$$


$$= \frac{1.0\text{V} + \sqrt{\frac{1}{k_R}} (3.5)\text{V}}{1 + \sqrt{\frac{1}{k_R}}} = 2\text{V} \Rightarrow k_R = (1.5)^2 = \frac{9}{4}$$

$$k_R = \frac{\mu_n C_{ox} (W/L)_n}{\mu_p C_{ox} (W/L)_p} = \frac{30 W_n}{10 W_p} = 3 \frac{W_n}{W_p} = \frac{9}{4} \Rightarrow W_p = \frac{4}{9} (3) W_n$$


with $L_p = 1\mu\text{m}$


$$W_p = \frac{4}{9} (3) 8.1\mu\text{m} = 10.8\mu\text{m}$$

CMOS RING OSCILLATOR



$$C_{load,1} = C_{load,2} = C_{load,3} \text{ and } INV1 = INV2 = INV3$$






$$C_{load,1} = C_{load,2} = C_{load,3} \quad \text{and} \quad INV1 = INV2 = INV3$$

$$T = PHL_2 + PLH_3 + PHL_1 + PHL_2 + PLH_3 + PHL_1 = 6 P$$

$$f = \frac{1}{T} = \frac{1}{2(3) P} = \frac{1}{6 P} \quad \text{Oscillation FREQ}$$


For n INVERTERS:

$$f = \frac{1}{T} = \frac{1}{2n P} \quad \text{or} \quad P = \frac{1}{2nf}$$



PARASITIC RESISTANCE:

$$R_{\text{metal}} = \frac{L}{Wt} = R_{\text{sheet}} \frac{L}{W}$$




$FF = C_{\text{total}}/C_{\text{PP}}$ -> FRINGING-FIELD FACTOR

FF -> INC as t/h -> INC, W/h <- DEC, and W/L -> INC

(SEE PLOT FF in FIG. 6.18 of TEXT)


$$C_{\text{total}} = \frac{W - \frac{t}{2}}{h} + \frac{2}{\ln \left(1 + \frac{2h}{t} + \sqrt{\frac{2h}{t} \frac{2h}{t} + 2} \right)} \quad \text{pF}/\mu\text{m L} \quad \text{for } W \geq t/2$$

$$C_{\text{total}} = \frac{W}{h} + \frac{1 - 0.0543 \frac{t}{2h}}{\ln \left(1 + \frac{2h}{t} + \sqrt{\frac{2h}{t} \frac{2h}{t} + 2} \right)} + 1.47 \quad \text{pF}/\mu\text{m L} \quad \text{for } W < t/2$$



Double-metal double-poly n-well CMOS process

C_{mm}	$C_{\text{metal-to-metal}}$	=	2.5 nF/cm^2
C_{oxm}	$C_{\text{metal-to-substrate}}$	=	5.2 nF/cm^2
C_{oxp}	$C_{\text{poly-to-substrate}}$	=	6.5 nF/cm^2
C_{mm}	$C_{\text{metal-to-poly}}$	=	12.0 nF/cm^2






Layer	Cap	Ox Thickness	Typ Value
A Poly-substrate	C_p	3000 Å	50 aF/ μm^2
B Metal2-sub	C_{m2}	9000 Å	20 aF/ μm^2
C Poly-metal2	C_{m2p}	6000 Å	30 aF/ μm^2
D Metal1-sub	C_{m1}	6000 Å	30 aF/ μm^2
E Metal1-poly	C_{m1p}	3000 Å	60 aF/ μm^2
E Metal1-metal2	C_{m2m1}	6000 Å	50 aF/ μm^2
F Metal1-diffusion	C_{m1d}	3000 Å	60 aF/ μm^2
G Metal2-diffusion	Passivation	6000 Å	30 aF/ μm^2

1 μm CMOS
Capacitances

$$t_{\text{ox}} = 200 \text{ \AA}$$

$$C_g = 1800 \text{ aF}/\mu\text{m}^2$$

$$\text{aF} = 10^{-18} \text{ F}$$



ROUTE-LENGTH DESIGN GUIDE

Node: a region of connected paths where the delay associated with signal prop is small compared to gate delays.

To ignore the RC delay of interconnect, $w \ll \tau_{Pgate}$

$$\tau_w \approx 0.7 \frac{rcL_w^2}{2}$$

$$\tau_w \approx 0.7 \frac{rcL_w^2}{2} \ll \tau_{Pgate} \Rightarrow L_w \ll \sqrt{\frac{2\tau_{Pgate}}{0.7(rc)}}$$

L = length of route
 r = sheet resistance
 c = cap per unit length

EXAMPLE: Consider a minimum width metal1 route to a node with an associated gate delay of 200 ps.

$$L_w \ll \sqrt{\frac{2\tau_{Pgate}}{0.7(rc)}} = \sqrt{\frac{2 \times (0.2 \times 10^{-9} \text{ s})}{0.7 \left(\frac{0.05 \Omega}{\lambda} \right) \left(\frac{30 \times 10^{-18} \text{ F}}{\lambda} \right)}} \ll 19,518 \lambda$$

GUIDELINES FOR IGNORING RC DELAYS (Weste, pp 205)

Layer	Max Length (L_w)
metal3	10,000
metal2	8000
metal1	5000
silicide	600
poly	200
diffusion	60



Conservatively, $L_w < 5000$
 = design rule parameter

POWER DISSIPATION

P_s = Static power dissipation due to leakage current or other current drawn continuously from the power supply.

P_d = dynamic power dissipation due to charging and discharging load capacitances (v_{in} assumed to be square-like)

P_{sc} = short circuit power dissipation due to charging and discharging load capacitances during the finite rise and fall times of v_{in} .




$$P_d = \frac{1}{T_0} \int_0^T v(t) i(t) dt$$

$$P_d = \frac{1}{T_0} \int_0^{T/2} V_{out}(t) i_{Dn}(t) dt + \frac{1}{T} \int_{T/2}^T (V_{DD} - V_{out}(t)) i_{Dp}(t) dt$$

where $i_{Dn}(t) = -C_{load} \frac{dV_{out}}{dt}$ $i_{Dp}(t) = C_{load} \frac{dV_{out}}{dt}$

$$P_d = \frac{1}{T} \int_0^{T/2} V_{out}(t) - C_{load} \frac{dV_{out}}{dt} dt + \frac{1}{T} \int_{T/2}^T (V_{DD} - V_{out}(t)) C_{load} \frac{dV_{out}}{dt} dt \quad 38$$



$$P_d = \frac{1}{T} \int_0^{V_{DD}} -C_{load} V_{out}(t) dV_{out} + \frac{1}{T} \int_0^{V_{DD}} C_{load} (V_{DD} - V_{out}(t)) dV_{out}$$


$$= \frac{1}{T} \left[-C_{load} \frac{V_{out}^2}{2} \Big|_{V_{out}=0}^{V_{out}=V_{DD}} + C_{load} \left[V_{DD} V_{out} - \frac{V_{out}^2}{2} \right] \Big|_{V_{out}=0}^{V_{out}=V_{DD}} \right]$$

$$P_d = \frac{1}{T} \left[-C_{\text{load}} \frac{V_{\text{out}}^2}{2} \Big|_{V_{\text{out}}=0}^{V_{\text{out}}=V_{\text{DD}}} + C_{\text{load}} V_{\text{DD}} V_{\text{out}} - \frac{V_{\text{out}}^2}{2} \Big|_{V_{\text{out}}=0}^{V_{\text{out}}=V_{\text{DD}}} \right]$$

$$= \frac{1}{T} C_{\text{load}} V_{\text{DD}}^2$$

$$P_d = C_{\text{load}} V_{\text{DD}}^2 f$$

APPLIES TO GENERAL CMOS LOGIC CIRCUITS



POWER-DELAY PRODUCT

$$\text{PDP} = 2P_{\text{avg}}^* \tau_P = 2(C_{\text{load}} V_{\text{DD}}^2 f_{\text{max}}) \tau_P$$

where P_{avg}^* = average switching power dissipation at max operating frequency f_{max} .


$$f_{\text{max}} = \frac{1}{\tau_{\text{PHL}} + \tau_{\text{PLH}}} \quad \& \quad \tau_P \equiv \frac{\tau_{\text{PHL}} + \tau_{\text{PLH}}}{2}$$

$$\text{PDP} = 2 \left(C_{\text{load}} V_{\text{DD}}^2 \left(\frac{1}{\tau_{\text{PHL}} + \tau_{\text{PLH}}} \right) \right) \left(\frac{\tau_{\text{PHL}} + \tau_{\text{PLH}}}{2} \right) = C_{\text{load}} V_{\text{DD}}^2$$

AVERAGE ENERGY required for a gate to switch its output from LOW to HIGH and from HIGH to LOW


FUNDAMENTAL PARAMETER used to for measuring quality and performance of a CMOS process and gate design

POWER METER SIMULATION



Periodic Input

$T = \text{Period}$



$$C_y \frac{dV_y}{dt} = i_s - \frac{V_y}{R_y}$$

IF $R_y C_y \gg T$

$$V_y(T) \approx \frac{\beta}{C_y} \int_0^T (1) i_{DD}(\tau) d\tau$$

$$V_y(t) = \frac{\beta}{C_y} \int_0^t e^{-\frac{(t-\tau)}{R_y C_y}} i_{DD}(\tau) d\tau$$

SET

$$= V_{DD} \frac{C_y}{T}$$

$$V_y(T) = V_{DD} \frac{1}{T} \int_0^T i_{DD}(\tau) d\tau \Rightarrow P_d$$