


**EE 560**

**MOS TRANSISTOR THEORY**

**PART 1**

# TWO TERMINAL MOS STRUCTURE




**EQUILIBRIUM:**  $n_p = n_i^2 / (n_i + 1.45 \times 10^{10} \text{ cm}^{-3})$

Let SUBSTRATE be uniformly doped @  $N_A$

$$n_{p0} = \frac{n_i^2}{N_A} \quad \text{and} \quad p_{p0} = N_A$$

(BULK concentrations)

# ENERGY BAND DIAGRAM FOR p - TYPE SUBSTRATE



$q_s$  = electron affinity of Si

$$q_F = \frac{E_F - E_i}{q}$$

Work Function

$$q_s = q + (E_c - E_F)$$

$$F_p = \frac{kT}{q} \ln \frac{n_i}{N_A} \quad (N_A \gg n_i)$$

$$F_n = \frac{kT}{q} \ln \frac{N_D}{n_i} \quad (N_D \gg n_i)$$


$$n_i = 1.45 \times 10^{-10} \text{ cm}^{-3} \text{ @ room temp,}$$

$$k = 1.38 \times 10^{-23} \text{ J/}^\circ\text{K,}$$


$$q = 1.6 \times 10^{-19} \text{ C}$$

$\Rightarrow kT/q = 26 \text{ mV @ room temp}$

# ENERGY BAND DIAGRAMS FOR COMPONENTS OF MOS STRUCTURE




## Equilibrium



Flat-band voltage:  
 $V_{FB} = M - S$  volts


Built-in potential:  
 $\Phi_{MS} = qV_{FB}$  eV

$s$  = surface potential




# MOS SYSTEM WITH EXTERNAL BIAS

Accumulation Region



Equilibrium




# MOS SYSTEM WITH EXTERNAL BIAS


8

Depletion Region

$$V_G > 0 \text{ (small)}$$




$$V_B = 0$$



# MOS SYSTEM BIASED IN DEPLETION REGION

9

$\square V_G > 0$  (small)



$$dQ = -qN_A dx$$

$$d\phi = -\frac{x}{\epsilon_{Si}} dQ = x \frac{qN_A}{\epsilon_{Si}} dx$$

$$\int_{\phi_s}^{\phi_F} d\phi = \int_0^{x_d} x \frac{qN_A}{\epsilon_{Si}} dx$$

Mobile charge in thin layer parallel to Si surface

Change in surface potential to displace  $dQ$

$$\phi_F - \phi_s = \frac{qN_A}{2\epsilon_{Si}} x_d^2$$

$$x_d = \sqrt{\frac{2\epsilon_{Si}|\phi_F - \phi_s|}{qN_A}}$$

Depletion Region Charge


$$Q = -qN_A x_d = -\sqrt{2qN_A \epsilon_{Si} |\phi_F - \phi_s|}$$

# MOS SYSTEM WITH EXTERNAL BIAS

10

## Inversion Region

$$V_G > 0 \text{ (large)}$$



## Inversion Condition

$$s = -F$$

$$x_{dm} = x_d \Big|_{s = -F} = \sqrt{\frac{2 \epsilon_{Si} |2\phi_F|}{qN_A}}$$


$$E_{Fm} \quad \downarrow qV_G$$


METAL (Al)

$$V_B = 0$$







OXIDE

$$\begin{aligned} Q_{B0} &= Q \Big|_{x_{dm}=x_d} - qN_A x_{dm} \\ &= -\sqrt{2qN_A \epsilon_{Si} |2\phi_F|} \end{aligned}$$








n-channel enhancement




n-channel depletion





p-channel enhancement






## N-CHANNEL ENHANCEMENT-TYPE MOSFET






$V_{GS} < V_{Tn}$  → CUT-OFF REGION

### DEPLETION REGION



$$V_{GS} \geq V_{Tn}$$

## INVERSION REGION




**Underneath Gate**

$$V_G = V_{Tn}$$

$$E_{Fm} - qV_{Tn}$$

METAL (Al)



SEMICONDUCTOR (Si)

**MOS Capacitance**  $C_{GC} = WLC_{ox}$ ,  $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$  [ $t_{ox} \rightarrow$  TOX in SPICE]  
 $[C_{ox} \rightarrow COX \text{ in SPICE}]^{15}$

$t_{ox} = 50 \text{ nm}, \epsilon_{ox} = 0.34 \text{ pF/cm} \Rightarrow C_{ox} = 6.8 \times 10^{-8} \text{ F/cm}^2$

$W \times L = 50 \mu\text{m} \times 50 \mu\text{m} \Rightarrow C_{GC} = 170 \text{ fF}$

**Depletion Capacitance**  $C_{BC} = WLC_j$ ,  $C_j = \frac{\epsilon_{Si}}{x_d}$

$x_d = \sqrt{\frac{2\epsilon_{Si}|\phi_F - V_{SB}|}{qN_A}} \quad [N_{SUB} \rightarrow NSUB \text{ in SPICE}]$ 

N<sub>SUB</sub> (p - substrate)

$F_p = \frac{kT}{q} \ln \frac{n_i}{N_A}$

$N_A = 3 \times 10^{17} \text{ cm}^{-3}, n_i = 1.45 \times 10^{10} \text{ cm}^{-3} \Rightarrow \phi_F = -0.438 \text{ V}$

(recall that at room temp or 27°C  $kT/q = 26 \text{ mV}$ )

$V_{SB} = 0 \text{ V}, \epsilon_{Si} = 1.06 \text{ pF/cm}, q = 1.6 \times 10^{-19} \text{ C}, N_A, \phi_F \Rightarrow x_d = 6.22 \mu\text{m}$

$\epsilon_{Si}, x_d \Rightarrow C_j = 0.17 \times 10^{-8} \text{ F/cm}^2$

$W \times L = 50 \mu\text{m} \times 50 \mu\text{m} \Rightarrow C_{BC} = 42.5 \text{ fF}$

# Threshold Voltage for MOS Transistors

## n-channel enhancement

For  $V_{SB} = 0$ , the threshold voltage is denoted as  $V_{T0}$  or  $V_{T0n,p}$  [ $V_{T0} \rightarrow VT0$  in SPICE]

$$V_{T0} = \frac{V_{GS}}{C_{ox}} - 2\phi_F - \frac{Q_{B0}}{C_{ox}}$$

(+ for nMOS and - for pMOS)

[ $2\phi_F = PHI$  in SPICE]

$$Q_{B0} = -\sqrt{2qN_A\epsilon_{Si}|2\phi_F|}$$

[ $N_A = NSUB$  in SPICE]

$$\begin{aligned} V_{GS} &= \phi_F(\text{substrate}) - \phi_M(\text{gate}) \\ V_{GS} &= \phi_F(\text{substrate}) - \phi_F(\text{gate}) \end{aligned}$$

metal gate  
polysilicon gate

$$[Q_{ox} = qNSS \text{ in SPICE}]$$

# Threshold Voltage for MOS Transistors

## n-channel enhancement

For  $V_{SB} \neq 0$ : the threshold voltage is denoted as  $V_T$  or  $V_{Tn,p}$

$$Q_B = -\sqrt{2qN_A \epsilon_{Si} |2\phi_F - V_{SB}|}$$

$$\begin{aligned} V_T &= V_{GS} - 2\phi_F - \frac{Q_B}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} \\ &= V_{GS} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_B - Q_{B0}}{C_{ox}} \end{aligned}$$

where

$$\frac{Q_B - Q_{B0}}{C_{ox}} = \sqrt{\frac{2qN_A \epsilon_{Si}}{C_{ox}}} (\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|})$$

(  $\gamma$  = Body-effect coefficient) [  $\gamma$  = GAMMA in SPICE]

$$V_{Tn} = V_{T0n} + \gamma (\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|})$$

# Threshold Voltage for MOS Transistors



n-channel -> p-channel

\*\*\*\*BE CAREFULL\*\*\* WITH SIGNS

- $V_F$  is negative in nMOS, positive in pMOS
- $Q_{B0}$ ,  $Q_B$  are negative in nMOS, positive in pMOS
- $i$  is positive in nMOS, negative in pMOS
- $V_{SB}$  is negative in nMOS, positive in pMOS

NOTE:  $\frac{C_{BC}}{C_{GC}}$

# Threshold Voltage for MOS Transistors



**EXAMPLE 3.2 Calculate the threshold voltage  $V_{T0}$  at  $V_{BS} = 0$ , for<sup>20</sup> a polysilicon gate n-channel MOS transistor with the following parameters:**

substrate doping density  $N_A = 10^{16} \text{ cm}^{-3}$ ,  
 polysilicon doping density  $N_D = 2 \times 10^{20} \text{ cm}^{-3}$ ,  
 gate oxide thickness  $t_{ox} = 500 \text{ Angstroms}$ ,  
 oxide-interface fixed charge density  $N_{ox} = 4 \times 10^{10} \text{ cm}^{-2}$ .

$$\rightarrow V_{T0} = G_C - 2 F_{(\text{sub})} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} \quad \leftarrow$$

$$\frac{F_{(\text{sub})}}{\text{---}} \quad \frac{G_C}{\text{---}} = F_{(\text{sub})} - F_{(\text{gate})}$$

$$F_{(\text{sub})} = \frac{kT}{q} \ln \frac{n_i}{N_A} = 0.026V \ln \frac{1.45 \times 10^0}{10^{16}} = -0.35V$$

$$F_{(\text{gate})} = \frac{kT}{q} \ln \frac{N_D}{n_i} = 0.026V \ln \frac{2 \times 10^{20}}{1.45 \times 10^0} = 0.60V$$

$$G_C = F_{(\text{sub})} - F_{(\text{gate})} = -0.35V - 0.60V = -0.95V$$

**EXAMPLE 3-2 CONT.**  $V_{T0} = \frac{qN_A \epsilon Si}{C_{ox}} - 2\phi_{F(sub)} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$

**$Q_{B0}$ :**

$$Q_{B0} = -\sqrt{2qN_A \epsilon Si |2\phi_{F(sub)}|}$$

$$= -\sqrt{2(1.6 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})(1.06 \times 10^{-12} \text{ F cm}^{-1}) |2 \times 0.35 \text{ V}|}$$

$F = C/V$

$$= -4.87 \times 10^{-8} \text{ C/cm}^2$$

**$C_{ox}$ :**

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{0.34 \times 10^{-12} \text{ F cm}^{-1}}{500 \times 10^{-8} \text{ cm}} = 6.8 \times 10^8 \text{ F/cm}^2$$

**$Q_{ox}$ :**

$$Q_{ox} = qN_{ox} = (1.6 \times 10^{-19} \text{ C})(4 \times 10^{10} \text{ cm}^{-2}) = 6.4 \times 10^{-9} \text{ C/cm}^2$$

$$\frac{Q_{B0}}{C_{ox}} = \frac{-4.87 \times 10^{-8} \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = -0.716 \text{ V} \quad \frac{Q_{ox}}{C_{ox}} = \frac{6.4 \times 10^{-9} \text{ C/cm}^2}{6.8 \times 10^8 \text{ F/cm}^2} = 0.094 \text{ V}$$

$$V_{T0} = -0.95 \text{ V} - (-0.70 \text{ V}) - (-0.72 \text{ V}) - (0.09 \text{ V}) = 0.38 \text{ V}$$

## EXAMPLE 3.3 Consider the n-channel MOS transistor with the

22

### following process parameters:

substrate doping density  $N_A = 10^{16} \text{ cm}^{-3}$ ,

polysilicon doping density  $N_D = 2 \times 10^{20} \text{ cm}^{-3}$ ,

gate oxide thickness  $t_{ox} = 500 \text{ Angstroms}$ ,

oxide-interface fixed charge density  $N_{ox} = 4 \times 10^{10} \text{ cm}^{-2}$ .

In digital circuit design, the condition  $V_{SB} = 0$  can not always be guaranteed for all transistors. Plot the threshold voltage  $V_T$  as a function of  $V_{SB}$ .

$$\longrightarrow V_T = V_{T0} + \gamma \left( \sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right) \quad \longleftarrow$$

- Body-effect coefficient:  $F = C/V$

$$= \frac{\sqrt{2qN_Ae_{Si}}}{C_{ox}} = \frac{\sqrt{2(1.6 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})(1.06 \times 10^{-12} \text{ Fcm}^{-1})}}{6.8 \times 10^8 \text{ F/cm}^2}$$

$$= \frac{5.824 \times 10^{-8} \text{ C/V}^{-1/2} \text{ cm}^2}{6.8 \times 10^8 \text{ C/Vcm}^2} = 0.85 \text{ V}^{1/2}$$

## EXAMPLE 3-3 CONT.

$$V_T = V_{T0} + \gamma \left( \sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

where

$$\begin{aligned} V_{T0} &= 0.38V \quad (\text{from EX 3-2}) \\ &= 0.85V^{1/2} \end{aligned}$$

