

Lecture 12

- Agenda:

- ↗ Capacitive Interface Circuits


- Capacitive Sensing



MEMS Capacitive Sensors:

- High impedance
- Small sensing capacitance
- Very small signal
- Parasitic capacitance
- Noise


Capacitive Sensing




Capacitive Sensing

- Challenges

- ↗ Small sensing capacitance
- ↗ High output impedance
- ↗ Parasitics
- ↗ Noises
 - $1/f$ noise
- ↗ Offset
- ↗ DC bias



Parasitic Capacitance




$$V_s = \frac{2\Delta C}{2C_0 + C_p} V_m$$

If $C_0=100fF$, $C_p=200fF$,

The signal will be attenuated by half

Bootstrapping




Zero voltage across C_p

- Increased fabrication complexity
- Difficult to cancel all parasitics

5

DC Bias at Sensing Node




- Charging on the small sensing capacitors causes drifting, instability and uncertain electrostatic force
- R_{dc} provides DC bias, charging path
- Typical $R_{dc} > 1M\Omega$

EEL6935 Advanced MEMS ©2005 H. Xie

6

DC Bias at Sensing Node



Typical $R_{dc} > 1M\Omega$

- Polysilicon resistor:
 - Large silicon area
 - Large parasitics: capacitance; inductance
- Switched-capacitor circuits
- Diodes
- Sub-threshold transistors
- Long-channel transistors

7

Capacitive Interface Circuits

- ❑ Noise Analysis
- ❑ Input transistor optimization
- ❑ Chopper Stabilization (CHS)
 - Continuous-time amplifiers
- ❑ Correlated Double Sampling (CDS)
- ❑ CHS vs CDS Comparison
- ❑ Design Example


EEL6935 Advanced MEMS ©2005 H. Xie

8

Capacitive Interface Circuits

Continuous-time (CT)

- CT Voltage Sensing (CTV)
 - Impedance-conversion buffer
 - Charge integration
- CT Current Sensing (CTC)
 - Transimpedance amplifier



Discrete-time (DT)


- Switched Capacitor (SC) Sensing: Correlated Double Sampling (CDS)

- Flicker noise
- Offset
- kT/C noise (CDS)
- Noise folding
- Charge injection
- Quantization noise

J. Wu et al., IEEE J. SSC, 2004

9

Noise Analysis



$$\frac{\overline{v_n^2}}{\Delta f}(f) = \frac{\overline{v_{n\text{thermal}}^2}(f)}{\Delta f} + \frac{\overline{v_{nflicker}^2}(f)}{\Delta f} + \frac{\overline{v_{n\text{leak}}^2}}{\Delta f}$$

$$= \frac{K_t T}{W^\beta L^{\beta-1}} + \frac{K_f}{WL f}$$

$$+ \frac{K_s I_{\text{leak}}}{(2C_s + C_p + C_{gs} + C_{gd})^2 f^2}$$

J. Wu et al., IEEE J. SSC, 2004

10

Input Transistor Optimization

$$\text{But, } V_{sense} = \frac{2\Delta C}{2C_0 + C_p + C_{gs} + C_{gd}} V_m$$

$$\text{and } C_{gs} + C_{gd} = \left(\frac{2}{3}L + 2L_{\text{overlap}}\right)W$$



Increase W \Rightarrow Reduce 1/f noise and thermal noise
But reduce sensitivity.

$$\text{Maximize SNR given by } \frac{V_{sense}^2}{\overline{v_n^2}}$$

\Rightarrow Optimal input-transistor width

11


Input Transistor Optimization



J. Wu et al., IEEE J. SSC, 2004

12


Chopper Stabilization



- Cancel amplifier offset and $1/f$ noise

Continuous-Time Amplifiers


Unity-gain Buffer With a Sub-threshold Biasing



- Use a feedback transistor operating at its subthreshold
- Bias voltage must be carefully set

Continuous-Time Amplifiers

Unity-gain Buffer With a Sub-threshold Biasing




Luo, ISSCC 2003

- Noise floor: 110 nV/rtHz
- Gain: 23 dB
- Switched-capacitor demodulator: Insensitive to dc offset

Continuous-Time Amplifiers

Chopper Stabilization with Periodic Reset




- Chopper stabilization
- Optimal transistor sizing to minimize SNR
- DC offset cancellation
- Low-duty-cycle periodic reset for dc biasing
- Noise floor: ~50 nV/rtHz

J. Wu et al., IEEE J. SSC, 2004

Continuous-Time Amplifiers

■ Transcapacitance Amplifier




- Bipolar input stage
- Controlled-impedance FET for biasing
- Q1 in triode-mode and Q2 saturated: $50\text{M}\Omega$
- Q3, 1/50 duty cycle: $2.5\text{G}\Omega$
- Temperature compensation: PTAT
- Noise floor: 12 zF/rtHz

Geen et al., IEEE J. SSC, 2002


17

Discrete-Time


■ Correlated Double Sampling (CDS)



Step 1: Set DC level



Step 2: Offset and 1/f noise cancellation



Step 3: Sensing ΔC_s


- Offset cancellation
- 1/f noise cancellation
- kT/C noise reduction
- but noise aliasing, switch noise still problematic
- Ataliasing needed

Boser, Transducers 1997

EEL6935 Advanced MEMS ©2005 H. Xie

18

Force-balanced Feedback



- One-bit feedback
- Increased dynamic range
- Good linearity
- Digital output

- Higher cost
- Higher power consumption
- Not suitable for applications with high-g shock

Lemkin and Boser, IEEE J. SSC, 1999

19

CHS vs. SC

Interface type	Advantages	Disadvantages
Chopper-Stabilization	<ul style="list-style-type: none"> • Low noise: no aliasing, minimal number of noise sources • Low front-end power – SNR not limited by capacitor size • Suitable for discrete-component implementation 	<ul style="list-style-type: none"> • Requires additional filtering and ADC for digital output • Requires large biasing resistors
Switch-Capacitor	<ul style="list-style-type: none"> • Robust DC biasing • Good Linearity and accurate gain • Easy to integrate more functions (ADC, force-feedback) • Output can be digitized directly • No low-pass filter needed 	<ul style="list-style-type: none"> • Higher noise – Noise folding, charge injection • Large capacitors needed for low kT/C noise

EEL6935 Advanced MEMS ©2005 H. Xie

20


Other Groups: U-Mich, GA Tech, UF, ...

Design Example:


Low-power low-noise interface circuit for accelerometers (by D. Fang)

Example: Low-power Low-noise Accelerometer

- Low-Power and Low-Noise Operation are Critical in Emerging Applications



Low-Power Low-Noise Architecture




■ Low Noise

- Noise Matching
- High chopping frequency (0.1~2 MHz)

■ Low Power


- 2-stage, open-loop
- Stage-1 optimized for noise
- Stage-2 optimized for signal swing and linearity

Interface Circuit Design: Stage-1




Interface Circuit Design: Stage-2

- Block Diagram




- Schematic



25

Interface Circuit Design: Auxiliary Amplifier

- Used in DC feedback loop within stage-2



- Form a low-pass g_m -c filter ($f_{cut-off}$ is about 50 kHz) with on-chip capacitor C_{cp}

- Low sink current and source degeneration are used to get very low g_m (a few $\mu\text{A/V}$)

- M7 and M8 are used as level-shifter to keep common-mode level of outputs of the auxiliary amplifier in the right range

EEL6935 Advanced MEMS ©2005 H. Xie

26

Experimental Results

Chopping freq.	50 kHz ~ 1 MHz
Gain	40 dB
DC offset	<1 mV
Sensor offset attenuation	>26 dB
noise	24 nV/ $\sqrt{\text{Hz}}$, chopping at 1 MHz (simulation)
Power	330 $\mu\text{A} \times 3.3 \text{ V}$

Fang and Xie, IASTED CSS 2004

27

References

- Boser, B.E., "Electronics for micromachined inertial sensors," TRANSDUCERS '97, pp.1169 – 1172.
- M. Lemkin and B. E. Boser, "A Three-Axis Micromachined Accelerometer with a CMOS Position-Sense Interface and Digital Offset-Trim Electronics," IEEE J. Solid-State Circuits, vol. SC-34, pp. 456-468, 1999
- Geen, J.A., Sherman, S.J., Chang, J.F., Lewis, S.R. "Single-chip surface micromachined integrated gyroscope with 50/spl deg/h Allan deviation", Micromachine Products Div., Analog Devices Inc., Cambridge, MA; Solid-State Circuits, IEEE Journal of, Publication Date: Dec 2002, pp.1860- 1866
- H. Kulah and K. Najafi, "A Low Noise Switched-Capacitor Interface Circuit for Sub-Micro Gravity Resolution Micromachined Accelerometers," European Solid-State Circuits Conference ESSCIR02, pp 635-639, Florence, Italy, September 2002
- X. Jiang, S. A. Bhate, J. I. Seeger, R. T. Howe, B. E. Boser, and J. Yasaitis, "SD Capacitive Interface for a Vertically Driven X&Y-Axis Rate Gyroscope," Proc. of the 28th European Solid-State Circuits Conference, Florence, Italy, Sept. 24-26, 2002, pp. 639-642.
- H. Kulah, J. Chae, N. Yazdi and K. Najafi, "A Multi-Step Electromechanical Sigma-Delta Converter for Micro-g Capacitive Accelerometers" International Solid-State Circuits Conference ISSCC 2003, pp. 202-203
- Luo, H.; Fedder, G.K.; Carley, L.R.; "A 1 mG lateral CMOS-MEMS accelerometer," MEMS 2000, pp. 502-507
- J. Wu, G.K. Fedder, L.R. Carley, "A low-noise low-offset chopper-stabilized capacitive-readout amplifier for CMOS MEMS accelerometers," The 2002 IEEE International Solid-State Circuits Conference (ISSCC 2002), pp.428-478
- B. Vakili Amini, S. Pourkamali, and F. Ayazi, "A 2.5 V 14-bit Sigma-Delta CMOS-SOI Capacitive Accelerometer," in Tech. Dig. IEEE International Solid-State Circuits Conference (ISSCC 2004), pp. 314-315
- Fang, D., and Xie, H., "A Low-Power Low-Noise Capacitive Sensing Amplifier for Integrated CMOS-MEMS Inertial Sensors," The IASTED International Conference on Circuits, Signals and Systems (CSS'04), Clearwater Beach, FL.

EEL6935 Advanced MEMS ©2005 H. Xie

28