

# **Basic Principle of Plasma Display Panel**

**Prof. Heung-Sik Tae  
School of Electronic and Electrical Engineering,  
Kyungpook National University**

# Contents


- **What is the ‘Plasma Display Panel’?**
- **Principle of AC-PDP**
- **Driving Mechanism**
- **Image in PDP**

# **Section 1: What is the ‘PDP’?**

- **Definition of PDP**
- **What is ‘plasma’?**
- **Plasma**
- **Applications of PDP**
- **Advantages of PDP**

# What is the 'PDP'?

## ■ Definition




**Plasma:**

**Display:**

**Panel :**

# What is the 'PDP'?

## What is 'Plasma'?



# What is the 'PDP'?

## Plasma

I. 4

II.

III. (-) (+)

IV. (collective behavior)

# What is the 'PDP'?

## ■ Applications of PDP



*Home*



*Public*



*Commercial*



*Entertainment*




*Industrial*




*Business*

# What is the 'PDP'?


## ■ Advantages of PDP




***Large screen***




***Thin***




***Lightweight***



***Wide viewing angle***



***Good Uniformity***



***Distortion-Free with M.F.***




## Section 2: Principles of PDP

- Gas Discharge
- Structure of AC-PDP
- Gas in PDP
- Basic of AC discharge
- Emission of VUV
- Definition of Phosphor
- Spectrum of Visible light


# Principles of PDP

■ ( )




● :      ● :      ● :

# Principles of PDP



# Principles of PDP



## ■ AC Type PDP



가


# Principles of PDP

## Structure of AC PDP



# Principles of PDP

## ■ Structure of AC PDP( )



:



:



:

가


.

➤MgO :

.

# Principles of PDP

## ■ Structure of AC PDP( )



:

.



:VUV

가

.




:


# Principles of PDP

PDP

Gas



여기전압	파장	전리전압
21.2eV	58.4nm	24.59eV
16.54eV	74.4nm	21.57eV
11.61eV	107nm	15.76eV
8.45eV	147nm	12.13eV







# Principles of PDP

## ■ AC

Wall charge


Polarization of dielectric ( )



# Principles of PDP



## ■ AC

- Wall charge




# Principles of PDP

## ■ CCD



# Principles of PDP

## ■ Simulation of discharge(2D) & CCD image( )



Simulation (side view)



CCD image (top view)



# Principles of PDP

## ■ Xe


He(96%)+Xe(4%)

Ne(96%)+Xe(4%)

Ne+He+Xe(4%)





# Principles of PDP



Host lattice+Activator  
( $\text{Y}_2\text{O}_3$ ) (Eu)


# Principles of PDP



# Principles of PDP

가

Red, Green, Blue (PDP)







# Section 3: Driving Mechanism

- PDP Driving scheme
- Necessity of Reset Pulse
- Driving scheme
  - Using Strong Discharge Reset
  - Ramp Pulse with Wall Voltage
- Driving scheme using Ramp Reset



# Driving Mechanism

## PDP Driving scheme



# Driving Mechanism

## PDP Driving scheme



# Driving Mechanism

## ■ PDP Driving step

- Reset and Erase step
  - Strong discharge reset (Pulse reset)
  - Ramp reset
- Address step
- Sustain step

# Driving Mechanism

## ■ Necessity of Reset

- ◆ Erasing of wall charges made by previous discharge and set-up wall charge to do addressing discharge.
- ◆ Reducing the discharge voltage difference in PDP cell
- ◆ Reducing of background light
  - ➔ Improve the contrast ratio
- ◆ For Low address voltage



# Driving Mechanism

## ■ Reset pulse

- Erasing wall charge
  - Narrow width pulse
  - Low voltage pulse
  - Ramp pulse
- Redistribution of wall charge
  - Self-erasing discharge (using strong discharge)
  - Ramp pulse (using weak discharge)



# Driving Mechanism

## ■ Strong discharge reset



# Driving Mechanism

## ■ Strong Discharge Reset







# Driving Mechanism

## ■ Merit & Defect in strong discharge reset

- Merits
  - Short reset time
  - Redistribution of wall charges
- Defect
  - High driving voltage
  - Self-erasing discharge
  - Low contrast ratio


# Driving Mechanism

## Ramp waveform





# Driving Mechanism

## ■ Matsushita Driving pulse



# Driving Mechanism

## ■ Matsushita Ramp reset mechanism





# Driving Mechanism

## ■ Merit and Defect of Matsushita Ramp reset

- Merits
  - High contrast ratio (Weak discharge)
  - Strong Redistribution of wall charges
  - Low address driving voltage
  - Stable
- Defect
  - Long reset time
  - High reset voltage

# Driving Mechanism

## Modeling of Address step




# Section 4: Expression of image in PDP


- Pulse Number Modulation Driving
- Luminance Control in PDP
- Wall Charge
- Line-by-Line Scanning, Matrix Driving
- Subfield Method
- Block Diagram of Signal Circuit in PDP

# Expression of image in PDP

## ■ Pulse Number Modulation Driving

- Cathode Ray Tube : A graph with 'Optical Output' on the vertical axis and 'Electrical Input' on the horizontal axis. A dashed diagonal line represents a linear relationship. A solid red curve starts at the origin and follows the dashed line initially, then curves upwards, staying above the dashed line, representing a non-linear, overdriven response.

- Plasma Display Panel :







# Expression of image in PDP

## ■ Luminance Control in CRT and PDP


- CRT : Control the Luminance using **Electron Beam Intensity**




***Luminance Ratio***  
**2 : 1**



- PDP : Control the Luminance using **Number of Light Pulses**




***Luminance Ratio***  
**2 : 1**



## Expression of image in PDP

■ 8 Bit Binary Code → 8 Subfield



# Expression of image in PDP

■ 8 Bit Binary Code

➔ 8 Subfields

➔ 256

가

➔ 16,777,216가

R(256)

G(256)


B(256)

16,777,216

Gray Scale	SF1	SF2	SF3	SF4	SF5	SF6	SF7	SF8
	1(2 <sup>0</sup> )	2(2 <sup>1</sup> )	4(2 <sup>2</sup> )	8(2 <sup>3</sup> )	16(2 <sup>4</sup> )	32(2 <sup>5</sup> )	64(2 <sup>6</sup> )	128(2 <sup>7</sup> )
0								
1								
2								
3								
4								
5								
6								
7								
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
248								
249								
250								
251								
252								
253								
254								
255								


# Expression of image in PDP

■ 8 Bit Binary Code → 8 Subfield



# Expression of image in PDP


## ■ Addressing ( )



# Expression of image in PDP


## ON/OFF State Selection

*ON Cell*




*OFF Cell*


(i)



(ii)



(iii)




(iv)


# Expression of image in PDP

## Sustain Discharge

### ON Cell




### OFF Cell



# Expression of image in PDP

## ■ Effect of Wall Charge







# Expression of image in PDP

## ■ Line-by-Line Scanning

- Cathode Ray Tube : Cell-by-Cell Scanning




- PDP : Line-by-Line Scanning




# Expression of image in PDP

## ■ Matrix Driving



# Expression of image in PDP


## ■ Composition of 1 Subfield



**Spec : VGA (640\*480)**  
**8 Subfield**  
**0.03msec Address Pulse**  
**100KHz Sustain Freq.**

# Expression of image in PDP


■ 8 Subfield in 1 TV-Field (ADS)



# Expression of image in PDP

## Video Signal Processing

- Analog Video Signal  $\Rightarrow$  Digital Pulse Signal



# Expression of image in PDP

## ■ Subfield Method – Example (Addressing)



***Original Image***



**SF1**



**SF2**



**SF3**



**SF4**



**SF5**



**SF6**



**SF7**




**SF8**

# Expression of image in PDP

## ■ Subfield Method – Example (Displayed)




***Original Image***




***SF1***



***SF2***



***SF3***



***SF4***



***SF5***



***SF6***



***SF7***



***SF8***

# Future Work

- High luminance efficiency  
( : 5 lm/W)
- High image quality  
(color temperature, contrast ratio,  
dynamic false contour, image sticking)
- Low cost  
(materials, manufacturing processes)