

Table of Contents

Introduction	5
Fujitsu PLL Architecture	6
Reference Oscillator	6
Reference Divider	7
VCO Input Buffer	7
Prescaler/VCO Divider	8
Charge Pump/Phase Detector	8
Features of Selected PLL Series	9
RF Layout for Good Results	15
Measurement Hints	15
Evaluation Systems	15
Fujitsu Super PLL Evaluation Board Lineup	16
Integer PLL Programming	17
Swallow Counter Calculations	17
Programming Example: FM Broadcast Receiver Local Oscillator	18
Programming Example: High Frequency Hopping Receiver	19
Fractional -N PLL Programming	20
Integer PLL Loop Filter Design	22
Fujitsu PLL Loop Filter Calculations	22
Loop Filter Design Example	23
Recommended Texts	24
Application Benchmarks	25
Design Example for MB15F72UL (RF section only)	26
Design Example for MB15F78UL (RX section only)	27
Design Example for MB15F86UL-FRAC-N (RF section only)	28
Dealrages	20

Introduction

Fujitsu's Super PLLs are designed to be used in frequency synthesizers for programmable and fixed local oscillator generation in modern radio systems. Applications range from 1V, 100 MHz pagers to 3V operation for Global System for Mobile Communications (GSM), and other cellular and cordless standards. These standards include applications in the second ISM band between 2.4 GHz and 2.483 GHz. Figure 1 shows a simplified representation of a PLL frequency synthesizer. The shaded blocks represent those integrated in a Super PLL Integrated Circuit (IC).

To complete the subsystem, the PLL IC requires the addition of an external loop filter, Voltage Controlled Oscillator (VCO) and reference source. The reference source can be an external Temperature Compensated Crystal Oscillator (TCXO) or, if the accuracy of the generated carrier is not critical, a simple external

crystal. The E, C, and MB15U10 series have the built-in oscillator circuitry. The VCOs in most modern radio systems require very high performance. These modular devices usually come in a sealed can and are obtainable from several manufacturers.

The loop filter can be either passive or active. In most cases, a simple, passive, low-pass filter constructed from a few resistors and capacitors can be used.

All new Fujitsu PLLs operate from a single 3V power supply (or less). They are available in 8-, 16-, or 20-pin Shrink Small Outline Package (SSOP) packages. The E and F series are available in the proprietary Bump Chip Carrier (BCC) package. The BCC package provides enhanced RF performance, coupled with up to 50% savings in the Printed Circuit Board (PCB) area.

In the case of programmable devices, the exact frequency is selected by setting bits in internal registers via a 3-wire serial bus.




Figure 1. Simplified PLL Synthesizer




Figure 2. MB15E07L Architecture

Fujitsu PLL Architecture

Figure 2 illustrates the architecture of the MB15E07L, a typical Fujitsu Super PLL.

With minor differences, all the Super PLLs in the current Fujitsu product offering have similar architectures.

Reference Oscillator

All Super PLL devices have an input port to provide the PLL with a reference signal. Some have a built-in oscillator circuit. The internal oscillator circuit, shown in Figure 2, can be configured as an input buffer amplifier (Figure 3), or as a crystal oscillator (Figure 4).

Figure 3 shows the reference source AC coupled to the input pin (OSC_{IN}) , while the output pin (OSC_{OUT}) is left open. 1000pF is the maximum value that should be used.




Figure 3. Reference Source

In Figure 4, the internal oscillator generates the reference signal for the PLL with the external capacitors and crystal defining the frequency of operation. Be sure to minimize the size of the capacitors to ground, including the strays caused by the PCB. Verify that the total load on each pin does not exceed 30pE. The values of C1 and C2 set the load on the crystal.

$$C1 \xrightarrow{\text{CSC}_{\text{IN}} \text{ OSC}_{\text{OUT}}} C_{\text{STRAY}} \quad \text{Load} = \frac{1}{\frac{1}{C1} + \frac{1}{C2} + \frac{1}{C_{\text{STRAY}}}}$$

Figure 4. The Internal Oscillator Generating the Reference Signal

C1 or C2 can be trimmed to make small adjustments to the frequency.

Due to package size limits, the F series have only a reference oscillator input pin. Therefore, only the configuration shown in Figure 3 is possible.

Figure 5 illustrates a typical representation of the reference input frequency range versus sensitivity.




Figure 5. OSC_{IN} Input Sensitivity

Figure 6 shows an example of the input impedance of the input buffer.




Figure 6. OSC_{IN} Input Impedance

Reference Divider

The reference input is divided by the programmable reference divider/counter, hereafter referred to as the *R-counter*. This signal is applied to the phase detector for comparison with the divided VCO signal. All Super PLLs divide the VCO signal using a prescaler, described on the next page.

VCO Input Buffer

The VCO input is applied to the IC through a high-frequency differential buffer, as shown in Figure 7. The output level of the VCO should be adjusted to be near the minimum level required for the input buffer. Always operate close to the minimum level, because this helps minimize crosstalk. Crosstalk could cause unnecessary spurious signals on the output signal.

AC coupling is required, because the input buffer generates its own input bias point.

Figure 8 shows an example of the input sensitivity of the input buffer.

Figure 9 shows an example of the input buffer's input impedance.




Figure 7. Prescaler Input Buffer





Figure 8. Prescaler Input Sensitivity



Prescaler/VCO Divider

All Super PLLs divide the VCO signal using a prescaler. The prescaler is a bipolar circuit in all devices, except the C series. In most PLLs, the prescaler has at least two dividing ratios (hereafter known as M and M+1). This type of prescaler is known as dual modulus.

Following the prescaler is a CMOS counter (hereafter referred to as the *N-counter*), which divides the signal down to the comparison frequency of the reference signal. When in lock mode, the frequencies at the phase detector are equal.

In a single modulus system, the frequency generated is provided by:

$$\mathbf{f}_{\text{VCO}} = \mathbf{f}_{\text{REF}} \left(\frac{\mathbf{N} \bullet \mathbf{M}}{R} \right)$$

In a dual modulus system, the prescaler divider ratio is dynamically altered during the course of an (R/f_{REF}) period by the use of a controlling swallow counter (hereafter known as the *A-counter*). The value of the A-counter is programmed via the serial interface to a value less than that of the N-counter. At the start of an (R/f_{REF}) or (N/f_{VCO}) period, the prescaler is divided by the dividing ratio (M+1) until the A-counter reaches its programmed value. Thereafter, the prescaler divides by M. This leads to the following formula, which defines the frequency generated:

$$f_{VCO} = f_{REF} \frac{(NM + A)}{R}$$

To use a dual modulus system as a single modulus, the A-counter value is set to 0. Most Super PLLs have two dual modulus prescalers, which can be statically selected via the programming interface. In the example of MB15E07L (Figure 2), the prescaler can be configured as either 32/33 or 64/65. The N-, A-, and R-counters have wide programming ranges to permit use in a wide variety of applications.

Charge Pump/Phase Detector

In order to produce an error signal, the divided VCO frequency and the reference signal are applied to the phase detector. The error signal is then used to control the charge pump operation.

The phase detector is a Type 4 phase/frequency detector. This means that when the loop is very far from lock mode, the frequencies are compared until both frequencies are equal. The phase can then be compared. The Fujitsu Super PLL series features a proprietary charge pump architecture, the Supercharger. The Supercharger provides excellent phase noise performance, low spurious output, and fast channel-hop lock-in times. The Supercharger charge pump is a balanced-current source type. Figure 10 shows the typical circuit topology. Figure 11 illustrates an example of the output currents, varying with applied voltage on the output.




Figure 10. Charge Pump Topology




Figure 11. Charge Pump Output Currents

Features of Selected PLL Series

Table 1. The MB15F7XUL Series

Max. Input			1	V			Pres	caler	Program	Swallow	Ref. Counter	Ref.
Part Number	Frequency (MHz)	(mA) (V)		Div. Ratio 2	Counter	Counter	Type	Counter Range				
MB1572UL	1300	Low Vcc Low Icc	1.5	2.7	20-Pin TSSOP	20-Pin TSSOP BCC-20 CDMA —	64/65	128/129	3-2047	0-127	Programmable	3-16383
IVID 1372UL	350	Low Vcc Low Icc	1.0	2.7	BCC-20		8/9	16/17	3-2047	0-127	Programmable	3-16383
MB15F73UL	2250	Low Vcc Low Icc	2.0	2.7	20-Pin TSSOP	CCM DCC	64/65	128/129	3-2047	0-127	Programmable	3-16383
IVID TOF / SUL	600	Low Vcc Low Icc	1.2	2.7	BCC-20		8/9	16/17	3-2047	0-127	Programmable	3-16383
MB15F74UL	4000	High Freq. Low Icc	6.5	3.0	BCC-20		64/65	128/129	3-2047	0-127	Programmable	3-16383
IVID IOF/4UL	2000	High Freq. Low Icc	2.5	3.0	DUU-20		32/33	64/65	3-2047	0-127	Programmable	3-16383
MD15F7GUI	6000	Very High Freq. Low Icc	7.0	3.0	DCC 20		1/4 plus 16/17	1/4 plus 32/33	3-8191	0-31	Programmable	3-16383
MB15F76UL	1500	Low Vcc Low Icc	2.0	3.0	BUU-20	BCC-20 —	1/4 plus 4/5	1/4 plus 8/9	3-8191	0-31	Programmable	3-16383
MD15F70LII	2600	High Freq. Low Icc	2.8	2.7	20-Pin TSSOP	CCM DCC	32/33	64/65	3-2047	0-127	Programmable	3-16383
MB15F78UL	1200	Low Vcc Low Icc	1.7	2.7	BCC-20	GSM PCS	16/17	32/33	3-2047	0-127	Programmable	3-16383

The MB15FxxUL Series is Fujitsu's fifth generation of Super PLLs. This series was developed using Fujitsu's advanced 0.35-micron BiCMOS process. The UL Series consists of Integer-N Dual PLLs as well as Fractional-N Dual PLLs. All PLLs in this series have built-in Dual Modulus Prescalers and refined balanced Charge Pumps to provide fast dual-current switching. Each charge Pump has a selectable 1.5mA or 6mA output. The user can select the desirable charge pump output via a 3-wire programming interface.

The MB15F7xUL Series features a separate charge pump power supply pin (Vp). This allows the user to operate the digital part of the PLL at 3V, thus saving power while operating the analog part at a higher voltage. Operating the analog part of the PLL at a higher voltage permits a greater VCO tuning range. The Vp pin must be equal or greater than Vcc and less than 4 Volts.

The PLLs in this series also feature a Power Save (PS) mode controlled from a single pin. The PS mode enables the switching of the PLL in and out of its standby mode without the use of the 3-wire bus, thus saving time (and therefore power) when switching.

The MB15F7xUL Series PLLs exhibit very low Phase Noise, fast frequency acquisition times and operating frequencies from 50MHz to 2.6GHz. They are available in the industry standard 20-pin TSSOP package and in Fujitsu's proprietary 20-pad BCC package measuring 3.6x3.4x0.6 mm.

Table 2. The MB158XUL Fractional N Series

	Max. Input			v			Pres	caler	Eugo N	Виолиот	Eroo N	Curellour	Def Counter	Ref.
Part Number	Frequency (MHz)	Features	(mA)	V _{CC} (V)	Package	Application	Div. Ratio 1	Div. Ratio 2	Frac-N Modulo	Program Counter	Frac-N Numerator	Swallow Counter	Ref. Counter Type	Counter Range
	2000	FRAC-N	4.20	3.0	20-Pin		16/17	N/A	13	18-1023	0-15	0-15	Programmable	3-127
MB1583UL	600	Low Vcc Low Icc	1.60	3.0	TSSOP BCC-20		8/9	16/17	N/A	3-2047	N/A	0-15	Programmable	3-16383
	2500	FRAC-N	4.20	3.0	20-Pin	TDMA	16/17	32/33	3 to 16	18-1023	0-15	0-31	Programmable	3-255
MB1586UL	600	Low Vcc Low Icc	1.60	3.0	TSSOP BCC-20	OP IDMA -	8/9	16/17	N/A	3-2047	N/A	0-15	Programmable	3-16383
	2600	FRAC-N	4.00	3.0	20-Pin		32/33	N/A	5 or 8	34-1023	0-15	0-31	Programmable	8-16383
MB1588UL	1200	Low Vcc Low Icc	2.00	3.0	TSSOP BCC-20	OP W-CDMA	16/17	32/33	N/A	3-2047	N/A	0-31	Programmable	8-16383

The MB15F8xUL Fractional-N PLLs are part of the UL Series PLLs and offer advantages over conventional integer PLLs in applications where very small frequency steps and very fast switching times are required. Fujitsu's MB15F8xUL Dual PLLs include a Fractional-N RF PLL and an Integer-N IF PLL. Fractional division from 3 to 16 is available depending on which

PLL is chosen. Standard features on these PLLs include Dual Modulus Prescalers, Power Saving mode and balanced current Charge Pumps with separate voltage pin (Vp).

All Fractional-N PLLs are available in Fujitsu's miniature 20-pad BCC package.

The MB15Exx, L, SL Series

The E-series PLL family features a hardware power-save (PS) mode controlled from a single pin and a hardware charge pump output selection controlled from a single pin (ZC).

The PS mode enables the switching of the PLL in and out of its standby status without using the 3-wire bus, saving time, and therefore power, when switching.

Using the ZC pin permits the user to switch the charge pump into a high-impedance mode. This switching is useful for open-loop modulation schemes in which the VCO is set to a particular frequency and the loop is opened to allow the VCO to run free. Stringent requirements are placed on the leakage current of the components connected to the tuning pin on the VCO, therefore, the loop filter capacitors must exhibit low leakage

characteristics. The ZC pin enables this high- impedance mode without the requirement to access the 3-wire bus.

The E-series also features a separate charge pump power supply pin (Vp) to allow the user to operate this part of the PLL device at >3V. This enables the user to have a greater VCO tuning range.

Of particular interest is the MB15ExxSL series of devices. These single PLLs feature very low operating current specifications and use a highly balanced charge pump with a selectable 6 mA or 1.5 mA output. The user can select the charge pump current via the 3-wire programming interface. This increased design flexibility helps to optimize PLL performance.

The E-series is available in 16-pin SSOP and 16-pin BCC-S packages.

Table 3.

	Max. Input						Pres	caler				Ref.
Part Number	Frequency (MHz)	Features ^a	I _{CC} (mA)	V _{CC} (V)	Package ^b	Application	Div. Ratio 1	Div. Ratio 2	Program Counter	Swallow Counter	Ref. Counter Type	Counter Range
MB15E03	1200	PS/ZC	3.5	3	16-pin SSOP, BCC	PDC, GSM, ADC	64/65	128/129	5-2047	0-127	Programmable	5-16383
MB15E03L	1200	PS/ZC	2.5	3	16-pin SSOP, BCC	PDC, GSM, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
MB15E03SL	1200	PS/ZC Prog. CP	2.0/2.5	2.7/3	16-pin SSOP BCC	PDC, GSM, IS-54, IS-95	64/65	128/129	3-2047	0-127	Programmable	3-16383
MB15E05	2000	PS/ZC	6	3	16-pin SSOP, BCC	DCS, PCS, DECT	64/65	128/129	5-2047	0-127	Programmable	5-16383
MB15E05L	2000	PS/ZC	4	3	16-pin SSOP, BCC	DCS, PCS, DECT	64/65	128/129	5-2047	0-127	Programmable	5-16383
MB15E05SL	2000	PS/ZC Prog. CP	3.0/3 .5	2.7/3	16-pin SSOP, BCC	DCS, PCS, DECT	64/65	128/129	3-2047	0-127	Programmable	3-16383
MB15E07	1800	PS/ZC	8	3	16-pin SSOP, BCC	DCS, PCS	32/33	64/65	5-2047	0-127	Programmable	5-16383
	2500	PS/ZC	8	3	16-pin SSOP, BCC	DCS, PCS, WLAN	_	64/65	5-2047	0-127	Programmable	5-16383
MB15E07L	2000	PS/ZC	4.5	3	16-pin SSOP, BCC	DCS, PCS, WLAN	32/33	64/65	5-2047	0-127	Programmable	5-16383
	2500	PS/ZC	4.5	3	16-pin SSOP, BCC	DCS, PCS, WLAN	_	64/65	5-2047	0-127	Programmable	5-16383
MB15E07SL	2500	PS/ZC Prog. CP	3.5/4	2.7/3	16-pin SSOP, BCC	DCS, PCS, WLAN	32/33	64/65	3-2047	0-127	Programmable	3-16383

a. PS = Power-save mode, ZC = Output Impedance Control Pin, Prog. CP = Programmable Charge Pump

b. Package suffix: PFV = SSOP, PFV1 = 16-pin SSOP, PV1 = 16-pin BCC, PFV2 = 20-pin SSOP

Table 4. The MB15Fxx, L, SL

	Max. Input			.,			Pres	caler	_		D. C	Ref.
Part Number	Frequency (MHz)	Features	I _{CC} (mA)	V _{CC} (V)	Package	Application	Div. Ratio 1	Div. Ratio 2	Program Counter	Swallow Counter	Ref. Counter Type	Counter Range
MB15F02	1200	PS	3.5	3.5	16-pin SSOP, BCC	GSM, 800PDC, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
	500	PS	2.5	3			16/17	32/33	5-2047	0-127	Programmable	5-16383
MB15F02L	1200	PS	2.5	3	16-pin SSOP, BCC	GSM, 800PDC, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
	250	PS	1.5	3			16/17	32/33	5-2047	0-127	Programmable	5-16383
MB15F02SL	1200	PS Prog. CP	3.0	3	16-pin SSOP, BCC	GSM, 800PDC, IS-54, IS-95	64/65	128/129	3-2047	0-127	Programmable	3-16383
WID 131 023L	500	PS Prog. CP					8/9	16/17	3-2047	0-127	Programmable	3-16383
MB15F03	2000	PS	6	3	16-pin SSOP, BCC	DCS, PCS, DECT, PHS, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
	500	PS	3	3			16/17	32/33	5-2047	0-127	Programmable	5-16383
MB15F03L	1800	PS	3.5	3	16-pin SSOP, BCC	DCS, DECT, PHS, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
	250	PS	1.5	3			16/17	32/33	5-2047	0-127	Programmable	5-16383
MB15F03SL	1750	PS Prog. CP	3.5/4.0	2.7/3	16-pin SSOP, BCC	DCS, DECT, PHS, IS-54, IS-95	64/65	128/129	3-2047	0-127	Programmable	3-16383
WID 131 033L	600	PS Prog. CP					8/9	16/17	3-2047	0-127	Programmable	3-16383
MB15F04	2000	PS	5	3	20-pin SSOP	DCS, DECT, PHS, PCS, IS-54, IS-95	64/65	128/129	5-2047	0-127	Programmable	5-16383
	2000	PS	6	3			64/65	128/129	5-2047	0-127	Programmable	5-16383
MB15F05L	1800	PS	3.4	3	16-pin SSOP, BCC	PHS	64/65	128/129	5-2047	0-127	Programmable	5-16383
WID TOT OOL	233.15	PS	1.6	3			16/17		291	7	Fixed	384
MB15F07SL	1100	PS Prog. CP	4.0	3	16-pin SSOP, BCC	GSM, 8000DC, IS-54, IS-95	64/65	128/129	3-2047	0-127	Programmable	3-16383
IVID IUFU/ SL	1100	PS Prog. CP					64/65	128/129	3-2047	0-127	Programmable	3-16383
MB15F08SL	2500	PS Prog. CP	5.5	3	16-pin SSOP, BCC	DCS, PCS, WLAN	32/33	64/65	3-2047	0-127	Programmable	3-16383
INID IOFUOSE	1200	PS Prog. CP					16/17	32/33	3-2047	0-127	Programmable	3-16383

The F series of PLLs are high-performance dual-channel integer PLLs. They feature a software programmable Power Save (PS) mode. In some cases, such as the MB15F02, the channels support two separate frequencies:

- A Radio Frequency (RF) to generate a first Local Oscillator (LO)
- An Intermediate Frequency (IF) channel to generate a second LO

In other dual PLLs, such as the MB15F07SL, the channels support two RF frequencies generating the LOs for both the transmit and receive chains. The F series is thus ideal for double-superhet radio systems.

Of particular interest is the MB15FxxSL series of dual PLLs. These feature low operating current specifications and use a highly balanced charge pump with a selectable 6mA or 1.5mA output. User can select the charge pump current via the 3-wire programming interface. This increased design flexibility helps to optimize PLL performance.

The F series is available in 16-pin SSOP and 16-pin BCC packages. The MB15F04 is only available in a 20-pin SSOP package. The pin count is limited in a dual PLL. Therefore, the reference input, PS and power supply each use a single pin.

Single Super PLLs

The MB15C Series

The C-series PLL family represents Fujitsu's IF PLL offering for low-voltage applications.

These devices are constructed in a 0.35-micron CMOS process that has a low-threshold voltage which enables operation down to a power supply voltage of 1V. The prescaler is also constructed in CMOS.

The C-series PLL family includes the MB15C100 and MB15C700 series PLLs. These IF PLLs are Masked Programmed to customer specific requirements.

The MB15C101 and MB15C103 are exclusive intermediate frequency (IF) band PLLs featuring two sets of fixed divide ratios for the program counter, the swallow counter, and the reference counter. The MB15C101 is ideal for PHS systems and the MB15C103 for PDC systems. A single pin setting (DIV pin) will select one of the two fixed divider settings. Both devices operate over a supply range of 2.4 to 3.6V.

The MB15C101 and MB15C103 are available in either an 8-pin SSOP or 16-pin BCC package.

The MB15C700 series PLLs consist of an IF PLL and a VCO on chip. These PLLs are housed in the new Fujitsu 20-pin BCC package (3.4mm x 3.6mm). This offers a tremendous mounting area and volume savings.

Table 5.

	Max. Input						Pres	caler			Ref.	Ref.
Part Number	Frequency (MHz)	Features ^a	I _{CC} (mA)	V _{CC} (V)	Package ^b	Application	Div. Ratio 1	Div. Ratio 2	Program Counter	Swallow Counter	Counter Type	Counter Range
MB15C1xx	500	MASKED	1.2	3.0	8-pin SSOP, 16-pin BCC	IF LO	16/17	32/33	5-4095	0-31	Mask	5-4095
MB15C101	270	FIXED DIV = "H"	1.0	3.0	8-pin SSOP, 16-pin BCC	PHS	16/17	_	291	7	Fixed	384
		FIXED Div = "L"	_	_	_	_	16/17	_	33	12	Fixed	40
MB15C103	200	FIXED DIV = "H"	0.9	3.0	8-pin SSOP, 16-pin BCC	PDC	16/17	_	27	13	Fixed	32
		FIXED Div = "L"	_	_	_	_	16/17	_	161	15	Fixed	256
MB15C7xx	400	MASKED	4.5	2.5	20-pin BCC	IF LO & VCO	8/9 16/17	32/33	5-4095	0-31	Mask	5-4095
MB15C703	129.55	PS	2.5	2.5	20-pin	_	16/17	32/33	5-4095	15	_	256

a. PS = Power-save mode, SC = Super Charger (Balanced Output Charge Pump)

b. Package suffix: PFV = SSOP, PFV1 = 16-pin SSOP, PV1 = 16-pin BCC, PFV2 = 20-pin SSOP

The MB15U Series

The MB15U10 is a dual-frequency synthesizer with both channels operating at up to 1.1 GHz. This makes the MB15U10 suitable for a radio system that requires separate LOs for the first receive (RX) and transmit (TX) down conversions. The MB15U10 device is pin-compatible to the UMA1015MA. The part features:

- Separate Vp and VCC inputs
- A PS function actuated either by a pin (PS) or by software control
- A charge pump that allows the conversion gain to be set via an external resistor

Power supply can be between 2.6 and 5.5V. The MB15U10 is available in a 20-pin SSOP package.

The MB15U36 is a dual RF frequency synthesizer, with the RF1 PLL operating at 2.0 GHz and the RF2 PLL operating at 1.2 GHz over a wide supply voltage range of 3.0 to 5.0V. It features low operating current and utilizes a highly balanced charge pump with a selectable 1.0 mA or 4.0 mA output when using a 3V supply. A programmable power-save feature allows independent shut-down control of either PLL to minimize power drain in portable applications.

The MB15U36 is pin and function compatible with the LMX2336 dual PLL. It is available in a 20-pin SSOP package.

The MB15U30 is pin and function compatible with the LMX2330 Dual PLL while the MB15U32 is pin and function compatible with the LMX2332 Dual PLL.

	Max. Input						Pres	caler				Ref.
Part Number	Frequency (MHz)	Features ^a	I _{CC} (mA)	V _{CC} (V)	Package ^b	Application	Div. Ratio 1	Div. Ratio 2	Program Counter	Swallow Counter	Ref. Counter Type	Counter Range
MB15U10	1100	PS Prog. CP	3.5/ 5.5	3/5	20-pin SSOP	GSM, 800PDC, IS-54, IS-95	_	_	1024- 131071	_	Programmable	6-4095
	1100	PS Prog. CP	3.5/ 5.5	3/5	_	_	_	_	1024- 131071	_	Programmable	6-4095
MB15U30	2500	PS	5	3	20-pin TSSOP/BCC	PHS, PCN	32/33	64/65	3-2047	0-127	Programmable	3-32767
	510	PS	_	_	_	_	8/9	16/17	3-2047	0-127	Programmable	3-32767
MB15U32	1200	PS	6	3/5	20-pin SSOP	_	64/65	128/129	3-2047	0-127	Programmable	3-32767
	510	PS	3	3/5	_	_	8/9	16/17	3-2047	0-127	Programmable	3-32767
MB15U36	2000	PS Prog. CP	3.5/6	3/5	20-pin SSOP	CATV/STB, DECT, DCS,	64/65	128/129	3-2047	0-127	Programmable	3-32767
						PCS, GSM, IS-54, IS-95						
	1200	PS Prog. CP	2.5/3	3/5	_	_	64/65	128/129	3-2047	0-127	Programmable	3-32767

a. PS = Power-save mode, Prog. CP = Programmable Charge Pump

b. Package suffix: PFV = SSOP, PFV1 = 16-pin SSOP, PV1 = 16-pin BCC, PFV2 = 20-pin SSOP

RF Layout for Good Results

In order to obtain a reliable and high-performance RF design, several PCB layout guidelines must be followed. RF signal traces should be kept short, and where possible, terminated with 50Ω . This is relatively easy to do when using a multilayer board. Careful decoupling of the power supplies is also important. Both large-value and small-value decoupling capacitors should be placed as close as possible to the IC power-supply pins. These devices act as a low-impedance path to ground for any stray high-frequency transients. Normally, a value of around 100 pF is used for this purpose. The ground connection should be laid out as a "ground plane" to avoid generating stray inductance that can negate the effect of the capacitors, or worse, generate a resonant circuit that can lead to parasitic oscillations. Connecting to the ground plane from the bond pin can have an inductance of 1 nH.


As a rule, the synthesizer supply should be separated from any digital circuitry present in the design. Particularly sensitive is the ground connection to the loop filter. To achieve the best performance, the loop filter should be constructed from film capacitors, which exhibit a high Q factor, and low leakage.

Measurement Hints

When making measurements, using a shielded chamber is best. A low-noise signal generator, or the actual TCXO from the system to be designed, must be used for the ${\rm OSC_{IN}}$ signal. Ground loops can create 60 Hz spurs and harmonics around the carrier signal. Some measurement instruments, especially those equipped with a cathode ray display, can generate higher frequency spurs. For a test setup, additional inductors in the power rails can improve the noise performance. For phase noise measurements, all generators should be connected to the same reference timebase.

Evaluation Systems

Designing a complex subsystem, such as a PLL, is no easy task. Therefore, Fujitsu has made available an evaluation system to aid in the development of reliable frequency synthesizers. Each evaluation system consists of two PCBs, controlling software, and instructions. The first PCB, common to all PLLs, is used as a programming interface between the PC and the second RF PCB. This second RF PCB is laid out to allow the target MB15xxxx part to be optimized for the chosen application. The RF board is only semi-populated, which allows the user to configure it to fit the application.



Support is provided through RF evaluation boards.

Fujitsu Super PLL Evaluation Board Lineup

Table 8 lists the Fujitsu Super PLLs currently supported by evaluation systems. All of them are used in conjunction with the MB1500EB00 programming board.

Table 8. Evaluation Boards

Part No.	PGK Type	Eval Boards No.	Part No.	PGK Type	Eval Board No.
MB15Axx Series			MB15FxxUL Series		
MB15A01/02/03			MB15F72UL		
MB1516A			MB15F73UL		
MB15A16	SSOP-16	MB1500EB01	MB15F76UL		
MB1517A			MB15F78UL	TSSOP-20 BCC-20	MB1500EB16 MB1500EB16B
MB15A17			MB15F83UL		
MB15Bxx Series			MB15F86UL		
MB15B01	SSOP-20	MB1500EB011	MB15F88UL		
MB15B03	SSOP-16	MB1500EB013	MB15Uxx Series		
MB15B11	SSOP-20	MB1500EB011	MB15U10	SS0P-20	MB1500EB012
MB15B13	3301 -20	IVID 1300ED011	MB15U32	SS0P-20	MB1500EB014
MB15Exx Series		MB15U36		SS0P-20	MB1500EB014 with Pin 9 c
MB15E03/L/SL			MB15Cxx Series		
MB15E05/L/SL	SS0P-16	MB1500EB01	MB15C101	SSOP-8	MB1500EB02
MB15E06	BCC-16	MB1500EB01B	MB15C103	BCC-16	MB1500EB02B
MB15E07/L/SL					
MB15Fxx/L/SL Series					
MB15F02/L/SL					
MB15F03/L/SL	0000 40	MD (FOOTDO) -			
MB15F06	SSOP-16 BCC-16	MB1500EB013 MB1500EB013B			
MB15F07SL					
MB15F08SL					

Integer PLL Programming

Swallow Counter Calculations

PLLs with swallow counters have the following frequency counters/dividers on the chip:

- Input counter/prescaler (R) (also called the *reference counter*)
- Dual modulus counter/prescaler (M) and (M+1)
- Program counter (N)
- Swallow counter (A)

The reference frequency, divided by the reference counter (R), sets channel spacing.

$$f_{channel \text{ spacing}} = f_{REF} / R$$

The RF input prescaler is configured as a dual modulus prescaler; that is, it can be set to divide by (M) or (M+1) by setting a control bit. The swallow counter controls the modulus (M+1) or (M) of the prescaler. Both the swallow counter and the program counter are driven from the output of the dual modulus prescaler. The swallow counter counts for only a portion of the program counter's interval. For example, the swallow counter initially sets the dual modulus prescaler to divide by (M+1). When the swallow counter reaches its programmed value (A), it switches the dual modulus prescaler to divide by (M). For this reason, the swallow counter is always programmed to a lower number (A<N) than the program counter.

The swallow counter permits the program counter to count two different frequencies during the interval (N). The proportion of (M+1) and (M) counts during the program counter cycle permits the synthesis of many different families of frequencies.




Figure 12. Prescaler M Under the Control of Swallow Counter A

Figure 13 shows the relationship among the (M+1), (M), (N), and (A) counters:

- While the swallow counter is on, the division ratio = (M+1)*(A)
- While the swallow counter is off, the division ratio = (M) * (N-A)
- The total number of pulses counted during the interval N is the sum: (M+1)*(A) + (M)*(N-A) = (N * M) + A

The output frequency of a swallow counter PLL is therefore:

$$f_{VCO} = ((N * M) + A) * (f_{REF} / R))$$
 (See Note 1)

Note: A must be less than N.

Figure 13 shows the BiCMOS PLL.




Figure 13. Swallow Counter BiCMOS PLL

Note 1: The MB15F76UL has a built-in 1/4 divider. The f_{VCO} frequency is determined by the following formula: $f_{VCO} = ((N^*M) + A) \times 4 \times (f_{REF}/R)$

Programming Example: FM Broadcast Receiver Local Oscillator

Design Criteria

• Frequency Range: 87.9 MHz to 107.9 MHz

• Channel Spacing: 200 kHz

• IF: 10.7 MHz

• Reference Oscillator: 40 MHz

• High Side Injection




Figure 14. FM Broadcast LO Generation

Follow these steps:

- 1. Perform the preliminary calculations:
 - a. PLL lowest output frequency = (87.9 + 10.7) = 98.6 MHz
 - b. PLL highest output frequency = (107.9 + 10.7) = 118.6 MHz
 - c. Number of channels = ((107.9 87.9) / 0.2) + 1 = 101
 - d. R counter = 40 MHz / 0.2 MHz = 200
- 2. Select the dual modulus prescaler.

$$M = 15/16$$

- 3. Program the counter interval.
 - a. Lowest count = (98.6 / 0.2) = 493
 - b. Highest count = (118.6 / 0.2) = 593
- 4. Find the starting value of the swallow counter.
 - a. Lowest count = 493
 - b. M = 15
 - c. Total interval count = (N * M) + A = 493
 - d. Let A = 0
 - e. Then 493 = (15 * N)
 - f. N = 493/15 = 32.867

- g. Set N = INT(N) = 32 (see Note)
- h. Find A = 493 (32 * 15) = 493 480 = 13

Note: The INT function returns the integer value of a decimal number.

- 5. Test the starting values (channel 1).
 - a. M = 15
 - b. N = 32
 - c. A = 13
 - d. Condition (A<N) is met
 - e. Total interval count = (15 * 32) + 13 = 493
 - f. Reference frequency = 0.2 MHz
 - g. Lowest frequency = (493 * 200,000) = 98.6 MHz
- 6. To increment the channels, increment Swallow Counter A by 1. For example, calculate channel 2 as follows:
 - a. M = 15
 - b. N = 32
 - c. A = 14
 - d. Condition (A<N) is met
 - e. Total interval count = (15 * 32) + 14 = 494
 - f. Reference frequency = 0.2 MHz
 - g. Next frequency = (494 * 200,000) = 98.8 MHz
- 7. By incrementing (A), the channels from 1 to 19 are synthesized. When A = 32, the condition (A<N) fails and the PLL can no longer generate the desired frequencies. At this point, the N counter must be changed to another value as follows:
 - a. Channel 20 count = 512 = (N * M) + A
 - b. Let A = 0
 - c. Then N = 512 / 15 = 34.13333
 - d. Set N = INT(34.13333) = 34
 - e. Find A = 512 (15 * 34) = 2
- 8. Test the values for channel 20.
 - a. M = 15
 - b. N = 34
 - c. A = 2
 - d. Total interval count = (N * M) + A = (15 * 34) + 2 = 512
 - e. Channel 20 frequency = (512 * 200,000) = 102.4 MHz
- 9. To synthesize channels 20 to 49, increment A by 1 for each successive channel. When channel 50 is reached, the condition (A<N) again fails and a new number for N is calculated. This process continues until all 101 channels are synthesized. Repeating the calculation can lead to a simple program to find all the values of N and A for a given M.</p>

Programming Example: High-Frequency Hopping Receiver

Design Criteria

• Frequency Range: 2399 MHz to 2501 MHz

• Channel Spacing: 1000 kHz

• IF: 480 MHz

• Reference Oscillator: 12 MHz

• Low Side Injection




Figure 15. High Frequency LO Generation

Follow these steps:

- 1. Perform the preliminary calculation.
 - a. PLL lowest output frequency = (2399 480) = 1919 MHz
 - b. PLL highest output frequency = (2501 480) = 2021 MHz
 - c. Number of channels = ((2500 2400) / 1.0) + 1 = 103
 - d. R counter = 12/1 = 12
- 2. Select the dual modulus prescaler.

$$M = 15/16$$

- 3. Program the counter interval.
 - a. Lowest count = (1919 / 1.0) = 1919
 - b. Highest count = (2021 / 1.0) = 2021

4. Find the starting value of the swallow counter.

a. Lowest count
$$= 1919$$

b.
$$M = 15$$

c. Total interval count =
$$(N * M) + A = 1919$$

d. Let
$$A = 0$$

e. Then
$$1919 = (15 * N)$$

f.
$$N = 1919/N = 127.933$$

g. Set
$$N = INT(127.9333) = 127$$
 (see Note)

h. Find
$$A = 1919 - (127 * 15) = 1919 - 1905 = 14$$

i.
$$A = 14$$

Note: The INT function returns the integer value of a decimal number.

5. Test the starting values (channel 1).

a.
$$M = 15$$

b.
$$N = 127$$

c.
$$A = 14$$

- d. Condition (A<N) is met
- e. Total interval count = (15 * 127) + 14 = 1919
- f. Reference frequency = 1.0 MHz
- g. Lowest frequency = (1920 * 1,000) = 1,919,000 kHz = 1919 MHz

6. To increment the channels, increment A by 1. For example, calculate channel 2 as follows:

a.
$$M = 15$$

b.
$$N = 127$$

c.
$$A = 15$$

- d. Condition (A<N) is met
- e. Total interval count = (15 * 127) + 15 = 1920
- f. Reference frequency = 1.0 MHz
- g. Channel 2 frequency = (1920 * 1,000) = 1,920,000 kHz = 1920 MHz

The swallow counter (A) needs to run between 14 and 116 to synthesize all 101 channels. A is always more than N; therefore, changing the value of M or N is not necessary.

Fractional -N PLL Programming

There are major technical differences between Integer PLLs and FRAC-N PLLs. The three most notable are listed below:

1. Integer PLLs use the terms "Step Size" and "Channel Spacing" interchangeably, normally referring to how much the frequency changes in one step.

When dealing with the FRAC-N PLLs these are two separate terms

- a. "Step Size" is the desired amount the frequency will change in one step. Same as the Integer PLL.
- b. "Channel Spacing" however, is determined by multiplying the STEP SIZE by the FRAC-N MODULO. The "Channel Spacing" is the frequency used by the Phase Detector.
- 2. The FRAC-N PLL's "OSCin" frequency to the IC is determined in a different manner. It is calculated by multiplying the STEP SIZE x the FRAC-N MODULO x the "R" COUNTER value (3 to 16383). See the example below.

Determining the minimum "OSCin" frequency to the PLL chip.

OSCin = STEP SIZE x MODULO(Q) x R counter value (3 to 16383)

Example:

Specify STEP SIZE:

STEP SIZE = 25 KHz.

Specify Q:

Q = 13

Specify R:

R = 3

Calculate OSCin:

STEP SIZE x Q x R:

 $25 \text{ KHz} \times 13 \times 3 = 975 \text{ KHz}$

The minimum calculated OSCin frequency of 975 KHz is too low for our PLLs. They have a minimum input of 3 MHz and a maximum 40 MHz.

R must be made a larger value. If R = 10 then: 25KHz x 13 x10 = 3.25 MHz.

3.25 MHz is usable as it is above the minimum require frequency.

Any R value could have been selected as long as the minimum of 3 MHz and maximum of 40 MHz were not exceeded.

Note: if it is desirable to use an existing OSCin frequency it may be possible to divide it by R and Q to find a usable step size that can meet the design goals.

The FRAC-N PLL requires more steps to calculate the desired frequency.

Frequency Programming example

Terms

- 1. fvcoRF = VCO output frequency
- Ntotal = Total division ratio from RF input to the Phase Detector input
- 3. P = Input prescaler
- 4. N = Program counter
- 5. A = Swallow counter
- 6. F = denominator of the Fractional-N modulo
- 7. Q = FRAC-N MODULO
- 8. R = OSCin reference counter
- 9. osc = OSCin frequency

Design criteria

Frequency (fvcoRF): 1047 MHz

Step Size: 200 KHz Prescaler value (P): 16 FRAC-N MODULO (Q): 13

The following formula determines the output frequency.

VCO Output Frequency (FvcoRF) = N * P + A + (F \div Q) * (fosc \div R)

Calculating a specific frequency.

Calculate the Channel Spacing:

Channel Spacing = STEP SIZE x Q Channel Spacing = 200 KHz x 13 = 2.60 MHz

Calculate the Ntotal:

Ntotal = DESIRED FREQUENCY(fvcoRF) ÷ CHANNEL SPACING

Ntotal = $1047 \div 2.6 = 402.6923077$

Calculate N:

 $N = Ntotal \div P$ $N = 402.6923077 \div 16 = 25.168269$

Set Integer of N:

Integer of N = 25

Calculate Atotal:

Atotal = TOTAL DIVIDER - (Ninteger x P)

Atotal = $402.6923077077 - (25 \times 13) = 402.6923077077 - 400 = 2.6923077077$

Set Integer of A:

Integer Atotal = 2

Calculate F:

 $F = (Atotal - Ainteger) \times Q$ $F = (2.6923077 - 2) \times 13 = 0.6923077 \times 13 = 9.0000001 = 9$

Test the values

1. P = 16

2. Q = 13

3. N = 25

4. A = 2

5. F = 9

6. Condition (A<N-2) is met

7. Condition (F < Q) is met

8. Total count = $(N * P) + A + (F \div Q) = (25 * 16) + 2 + .6923077 = 402.6923077$

9. Frequency = TOTAL COUNT x CHANNEL SPACING = 402.6923077 x 2.6 = 1047 MHz

To move the frequency one 200 KHz step, change F by "1".

Integer PLL Loop Filter Design

Because of its low cost and low noise, it is desirable to use a simple passive loop filter. Figure 16, shows the configuration of a typical loop filter.




Figure 16. Loop Filter


C1, C2, C3, R1, and R2 form a third order filter. The VCO creates an extra pole. Therefore, the complete structure of the loop filter creates a fourth order loop. The components R1 and C2 represent the core of the loop filter, whereby the other components—C1 and the cascaded low-pass R2 and C3—are used to further enhance the system performance by adding higher order attenuation. The user can omit low-pass filter, R2-C3, in many applications. Consider the following when optimizing any PLL frequency synthesizer:

- The time it takes to step from one frequency to another
- The suppression of reference side bands
- The minimum in-band phase noise to obtain

As the order of the loop increases, the calculation of the loop filter components becomes unmanageable. In the following calculation, only the components R1 and C2 are generated from a theoretical approach. C1 is generated by a simple rule of thumb. The low-pass filter can be dimensioned to have a 3 dB cutoff, approximately a decade away from that of the loop bandwidth.

Fujitsu PLL Loop Filter Calculations

Typical Loop Filter



Follow these steps:

1. Determine the maximum dividing ratio, N.

$$N = \frac{Maximum \ VCO \ Frequency}{Channel \ Spacing}$$

2. Calculate fn (natural frequency).

$$f_n = \frac{-1}{2\pi \bullet ts \bullet \xi} \bullet ln \left(\frac{f_a}{f_{sten}}\right)$$

Start with a damping factor (ξ) of 0.7 and "ts" less than .002 second.

3. Calculate capacitor C2.

$$C2 = \frac{I_{cp} \cdot K_{vco}}{N \cdot (2\pi \cdot f_n)^2}$$

4. Calculate resistor R1.

$$R1 = 2 \bullet \xi \bullet \sqrt{\frac{N}{I_{cp} \bullet K_{vco} \bullet C2}}$$

5. Calculate capacitor C1.

$$C1 = \frac{C2}{10}$$

Note: C1 can be adjusted to optimize the PLL performance.

6. Calculate R2 and C3 filters.

R2 and C3 are used to reduce any "spurs" caused by the reference frequency. Verify that the product of R2 and C3 is at least ¹/10 the product of C2 and R1.

Terms

- $\begin{array}{ll} f_{step} & \quad \text{Maximum frequency step, or hop, to a new frequency} \\ & \quad \text{in Hz} \end{array}$
- t_s Desired time for the carrier to step to a new frequency in seconds
- f_a Frequency accuracy of the carrier within the desired time after a "step" or hop in Hz
- ξ Damping factor
- f_n Natural frequency in Hz
- I_{cp} Charge pump output current, in Amps
- K_{VCO} VCO sensitivity in Hz/V
- N Divide ratio-carrier frequency/reference frequency
- ln Natural LOG

Loop Filter Design Example

The first step in designing a filter is to specify the system. This example assumes a channelized system of which locking time is the most critical. This is applicable to any radio standard based on Frequency Division Multiple Access/Time Division Multiple Access (FDMA/TDMA). Specification of hopping time requires the definition of three parameters:

- $\begin{array}{ll} f_{step}\left(Hz\right) & Frequency\ hopping\ step;\ taken\ from\ the\ lowest\\ frequency\ required\ in\ the\ radio\ system\ to\ the\ highest\\ required \end{array}$
- T (s) Hopping time; the maximum allowable time taken to switch between the channels farthest apart. As a rule of thumb, the highest lock speed achievable with conventional; for example, non-fractional-N dual modulus systems, is around 300μs.
- $\begin{array}{ll} f_a \ (Hz) & Frequency \ accuracy \ to \ desired \ frequency; for \ example, \\ how \ close \ the \ carrier \ must \ be \ to \ the \ desired \ frequency \\ when \ hopping \ time \ is \ measured. \end{array}$

Example:

let
$$f_{\text{step}} = 1005-1031 = 26 \text{ MHz}$$

$$f_a = 1 \text{ kHz}, T = 450 \mu \text{s}$$

Extract two more parameters from the data supplied by the manufacturers of the components used:

K_v(Hz/V) The conversion gain of the VCO employed.

 $I_{cp} \, (\text{mA}) \qquad \text{The DC charge pump current as measured at the PLL} \\ \text{output. Measurement conditions are usually specified} \\ \text{as being the current drawn to ground or V_{CC} when} \\ \text{the voltage at the charge pump output is held at $^{1}/2$} \\ \text{the V_{CC}}.$

If the charge pump currents are not equal, calculate the complete gain by adding the current of the positive source to that of the negative source, and dividing by two.

Select the channel spacing of the system. This sets the maximum frequency at which the phase detector can resolve phase differences between the two signals. It is desirable to make the phase detector operate at as high a frequency as possible:

The higher the reference frequency, the lower the output phase noise within the loop bandwidth.

After selecting the channel spacing, calculate the N divider ratio. Taking the frequency and dividing by the channel spacing results in the highest N-counter setting. For example:

Highest Frequency = 1031 MHz

Channel Spacing = 200 kHz

 $N = 1031 \times 10^6 \div 200 \times 10^3$

N = 5155

In this case, N represents the combined N (programmable divider) and M (prescaler) divide ratios. It does not matter if the resulting number is not a factor of the smallest prescaler dividing ratio, because the dual-modulus control logic takes care of the exact division ratios.

Step-by-Step Procedure

The following is a step-by-step procedure in the design of a typical Loop Filter.

Parameters

- VCO Frequency Range: 1005 to 1031 MHz
- VCO Tuning Sensitivity (K_{VCO}): 35 MHz/V
- Channel Spacing: 200 kHz
- Damping Factor (ξ): 0.707
- Charge Pump Output Current (I_{cp}): 10 mA
- Maximum Step Frequency (f_{step}): 26 MHz
- Step Switching Time (ts): 450µs
- Frequency Accuracy after Step (f_a): 1 kHz

Follow these steps:

1. Determine the geometric average dividing ratio, N.

$$N \ = \ \sqrt{\frac{\text{Maximum VCO Frequency}}{\text{Comparison Frequency}}} \times \frac{\text{Minimum VCO Frequency}}{\text{Comparison Frequency}}$$

$$N = \sqrt{\frac{1031}{200e^3} \times \frac{1005}{200e^3}} = 5086$$

2. Determine the "natural frequency", f_n (Loop Frequency).

$$f_n \, = \, \frac{-1}{6.28 \times 450 e^{-6} \times 0.707} \times ln \Big(\frac{1000}{26 e^6} \Big)$$

$$f_n = 5088 \text{ Hz}$$

3. Determine C2.

$$C2 = \frac{0.01 \times 35e^6}{5155 \times (6.28 \times 5088)^2}$$

$$C2 = 0.0665 \mu F$$

4. Determine R1.

$$R1 = 2 \times 0.707 \times \sqrt{\frac{5086}{0.01 \times 35e^{6} \times 0.0665 \times 10^{-6}}}$$

$$R1 = 665$$

5. Determine C1.

$$C1 = \frac{C2}{10}$$

$$C1 = 0.0066 \mu F$$

6. Determine R2 +C3.


$$R2 = R1$$

$$R2 = 665$$

$$C3 = \frac{C2}{10}$$

$$C3 = 0.0066 \mu F$$

The final circuit using standard value components:



Loop Bandwidth

Calculate the approximate loop bandwidth as follows:

Loop Bandwidth =
$$\frac{(2\pi) \cdot \text{fn}}{2} \left(\xi + \frac{1}{4\xi}\right) \text{Hz}$$

$$=\;\frac{6.28\times5088}{2}\bigg(0.707+\frac{1}{4\times0.707}\bigg)$$

$$= 15976.32 \times (0.707 + 0.356)$$

$$= 15976.32 \times 1.060$$

$$= 16944.5 \text{ Hz}$$

Recommended Texts:

Frequency Synthesizer Design Handbook James A. Crawford (Artech House)

Phaselock Techniques


F.M. Gardner (John Wiley and Sons)

Digital PLL Frequency Synthesizers Theory and Design U.L. Rhode (Englewood Cliffs)

Application Benchmarks

- This section details basic PLL performance results.
- All measurements were executed using an HP-4352B VCO-PLL signal analyzer.
- Each example can be further optimized in the user's exact system.


Design Example for MB15F72UL (RF section only)




Typical plots measured with test circuit are shown below. The plots show lock up time, phase noise and reference leakage.

RF PLL Reference Leakage

@200 kHz offset = -89.1 dBc




RF PLL Lock Up Time = 522μ s (890 MHz \rightarrow 916 MHz, within \pm 1kHz)




RF PLL Phase Noise

-83 dBc/Hz




RF PLL Lock Up Time = 667µs

 $(916 \text{ MHz} \rightarrow 890 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$




Design Example for MB15F78UL (RX section only)



Typical plots measured with test circuit are shown below. The plots show lock up time, phase noise and reference leakage.


RX PLL Reference Leakage

@200 kHz offset = -80.1 dBc




RX PLL Lock Up Time = 470 μs

 $(1744.000 \text{ MHz} \rightarrow 1807.000 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$




RX PLL Phase Noise

-82.6 dBc/Hz




RX PLL Lock Up Time = 505 µs

 $(1807.000 \text{ MHz} \rightarrow 1744.000 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$




Design Example for MB15F86UL-FRAC-N (RF section only)



Typical plots measured with test circuit are shown below. The plots show lock up time, phase noise and reference leakage.


RF PLL Reference Leakage

a 50 kHz offset = -86.6 dBc




RF PLL Phase Noise

-73.4 dBc/Hz




RF PLL Lock Up Time = 1.32 ms

 $(2113.6 \text{ MHz} \rightarrow 2173.5 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$



RF PLL Lock Up Time = 1.19ms

 $(2173.5 \text{ MHz} \rightarrow 2113.6 \text{ MHz}, \text{ within } \pm 1 \text{kHz})$



Packages




Figure 37. 8-Pin SSOP




Figure 38. 16-Pin SSOP




Figure 39. 16-Pin BCC (LCC-16P-MO2)




Figure 40. 16-Pin BCC (LCC-16P-MO4)




Figure 41. 20-Pin SSOP




Figure 42. 20-Pin TSSOP (FPT-20P-M06)

Packages




Figure 43. 20 PAD BCC (LCC-20P-M05)

