

Outline		
 Introduction Multiplexers and	 Adders Half-adders Full-adders Programmable logic devices Programmable logic arrays	
demultiplexers Implementing logical	(PLAs) Programmable array logic	
functions Efficient implementation Decoders and encoders Decoder-OR	(PALs) Arithmetic and logic units	
implementations Comparators	(ALUs)	





































	Adders	
• Hal	f-adder	
* A	dds two bits	
	» Produces a <i>sum</i> and <i>carry</i>	
* P	roblem: Cannot use it to build larger inputs	
• Full	-adder	
* A	dds three 1-bit values	
	» Like half-adder, produces a <i>sum</i> and <i>carry</i>	
* A	llows building N-bit adders	
	» Simple technique	
	- Connect Cout of one adder to Cin of the next	
	» These are called <i>ripple-carry adders</i>	
2003	© S. Dandamudi Chapter 3: Pag	ge 21































Arithmetic and Logic Unit (cont'd)

2003 © S. Dandamudi Chapter 3: Page 37 To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.