

# Combinational Circuits

Chapter 3  
S. Dandamudi

## Outline

- 
- Introduction
  - Multiplexers and demultiplexers
    - \* Implementing logical functions
    - \* Efficient implementation
  - Decoders and encoders
    - \* Decoder-OR implementations
  - Comparators
  - Adders
    - \* Half-adders
    - \* Full-adders
  - Programmable logic devices
    - \* Programmable logic arrays (PLAs)
    - \* Programmable array logic (PALs)
  - Arithmetic and logic units (ALUs)

## Introduction

- Combinational circuits
  - » Output depends only on the current inputs
- Combinational circuits provide a higher level of abstraction
  - \* Helps in reducing design complexity
  - \* Reduces chip count
  - \* Example: 8-input NAND gate
    - » Requires 1 chip if we use 7430
    - » Several 7400 chips (How many?)
- We look at some useful combinational circuits

2003

© S. Dandamudi

Chapter 3: Page 3

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers

- Multiplexer
    - \*  $2^n$  data inputs
    - \* n selection inputs
    - \* a single output
  - Selection input determines the input that should be connected to the output
- 4-data input MUX
- 
- | S <sub>1</sub> | S <sub>0</sub> | O              |
|----------------|----------------|----------------|
| 0              | 0              | I <sub>0</sub> |
| 0              | 1              | I <sub>1</sub> |
| 1              | 0              | I <sub>2</sub> |
| 1              | 1              | I <sub>3</sub> |

2003


© S. Dandamudi

Chapter 3: Page 4

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)

### 4-data input MUX implementation



2003


© S. Dandamudi

Chapter 3: Page 5


To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)

### MUX implementations



Majority function



Even-parity function

2003


© S. Dandamudi

Chapter 3: Page 6

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)

### Example chip: 8-to-1 MUX



(a) Connection diagram

(b) Logic symbol

2003

© S. Dandamudi

Chapter 3: Page 7

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)


### Efficient implementation: Majority function

Original truth table

A	B	C	F <sub>1</sub>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

New truth table

A	B	F <sub>1</sub>
0	0	0
0	1	C
1	0	C
1	1	1



2003

© S. Dandamudi

Chapter 3: Page 8

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)


Efficient implementation: Even-parity function

Original truth table

A	B	C	$F_1$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

New truth table

A	B	$F_1$
0	0	C
0	1	$\bar{C}$
1	0	$\bar{C}$
1	1	C



2003


© S. Dandamudi

Chapter 3: Page 9


To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Multiplexers (cont'd)

74153 can be used to implement two output functions



(a) Connection diagram



(b) Logic symbol

2003


© S. Dandamudi

Chapter 3: Page 10

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Demultiplexers

### Demultiplexer (DeMUX)



2003


© S. Dandamudi

Chapter 3: Page 11

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Demultiplexers (cont'd)

74138 can be used as DeMUX and decoder



2003


© S. Dandamudi

Chapter 3: Page 12

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Decoders

- Decoder selects one-out-of-N inputs



2003

© S. Dandamudi


Chapter 3: Page 13

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Decoders (cont'd)

### Logic function implementation

A	B	C <sub>in</sub>	Sum	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



2003


© S. Dandamudi

Chapter 3: Page 14

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Decoders (cont'd)


### 74139: Dual decoder chip



2003 © S. Dandamudi Chapter 3: Page 15  
To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Encoders

- **Encoders**
  - \* Take  $2^B$  input lines and generate a  $B$ -bit binary number on  $B$  output lines
  - \* Cannot handle more than one input with 1




2003 © S. Dandamudi Chapter 3: Page 16  
To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Encoders (cont'd)

- Priority encoders
  - \* Handles inputs with more than one 1

Enable input	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	O <sub>1</sub>	O <sub>0</sub>	Input active control signal
0	X	X	X	X	0	0	0
1	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	X	0	1	1
1	0	1	X	X	1	0	1
1	1	X	X	X	1	1	1



2003


© S. Dandamudi

Chapter 3: Page 17

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Comparator

- Used to implement comparison operators (=, >, <, ≥, ≤)



2003


© S. Dandamudi

Chapter 3: Page 18

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Comparator (cont'd)

### 4-bit magnitude comparator chip



2003


© S. Dandamudi

Chapter 3: Page 19

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Comparator (cont'd)

### Serial construction of an 8-bit comparator



2003

© S. Dandamudi

Chapter 3: Page 20

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Adders

- Half-adder
  - \* Adds two bits
    - » Produces a *sum* and *carry*
  - \* Problem: Cannot use it to build larger inputs
- Full-adder
  - \* Adds three 1-bit values
    - » Like half-adder, produces a *sum* and *carry*
  - \* Allows building N-bit adders
    - » Simple technique
      - Connect  $C_{out}$  of one adder to  $C_{in}$  of the next
    - » These are called *ripple-carry adders*

2003


© S. Dandamudi

Chapter 3: Page 21

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.


## Adders (cont'd)

A	B	Sum	$C_{out}$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



(a) Half-adder truth table and implementation

A	B	$C_{in}$	Sum	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



(b) Full-adder truth table and implementation

2003


© S. Dandamudi

Chapter 3: Page 22

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Adders (cont'd)

### A 16-bit ripple-carry adder



2003

© S. Dandamudi

Chapter 3: Page 23

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Adders (cont'd)

- Ripple-carry adders can be slow
  - \* Delay proportional to number of bits
- Carry lookahead adders
  - \* Eliminate the delay of ripple-carry adders
  - \* Carry-ins are generated independently
    - » C<sub>0</sub> = A<sub>0</sub> B<sub>0</sub>
    - » C<sub>1</sub> = A<sub>0</sub> B<sub>0</sub> A<sub>1</sub> + A<sub>0</sub> B<sub>0</sub> B<sub>1</sub> + A<sub>1</sub> B<sub>1</sub>
    - » ...
  - \* Requires complex circuits
  - \* Usually, a combination carry lookahead and ripple-carry techniques are used

2003


© S. Dandamudi

Chapter 3: Page 24

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Adders (cont'd)

### 4-bit carry lookahead adder



2003

© S. Dandamudi

Chapter 3: Page 25

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Logic Arrays

- PLAs
  - \* Implement sum-of-product expressions
    - » No need to simplify the logical expressions
  - \* Take  $N$  inputs and produce  $M$  outputs
    - » Each input represents a logical variable
    - » Each output represents a logical function output
  - \* Internally uses
    - » An AND array
      - Each AND gate receives  $2N$  inputs
        - $N$  inputs and their complements
    - » An OR array

2003


© S. Dandamudi

Chapter 3: Page 26

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Logic Arrays (cont'd)

A blank PLA with 2 inputs and 2 outputs



2003


© S. Dandamudi

Chapter 3: Page 27

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Logic Arrays (cont'd)

Implementation examples




2003

© S. Dandamudi  
To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Chapter 3: Page 28

## Programmable Logic Arrays (cont'd)

### Simplified notation



2003

© S. Dandamudi

Chapter 3: Page 29

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Array Logic Devices

- Problem with PLAs
  - \* Flexible but expensive
  - \* Example
    - » 12 X 12 PLA with
      - 50-gate AND array
      - 12-gate OR array
    - » Requires 1800 fuses
      - $24 \times 50 = 1200$  fuses for the AND array
      - $50 \times 12 = 600$  fuses for the OR array
- PALs reduce this complexity by using fixed OR connections
  - \* Reduces flexibility compared PLAs


2003

© S. Dandamudi

Chapter 3: Page 30

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Array Logic Devices (cont'd)



2003

© S. Dandamudi

Chapter 3: Page 31

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Array Logic Devices (cont'd)

- An example PAL (Texas Instruments TIBPAL22V10-10C)
  - \* 22 X 10 PAL (24-pin DIP package)
    - » 120-gate AND array
    - » 10-gate OR array
  - \*  $44 \times 120 = 5280$  fuses
    - » Just for the AND array
      - OR array does not use any fuses
  - \* Uses variable number of connections for the OR gates
    - » Two each of 8-, 10-, 12-, 14-, and 16-input OR gates
  - \* Uses internal feedback through a programmable output cell

2003


© S. Dandamudi

Chapter 3: Page 32

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Programmable Array Logic Devices (cont'd)

- MUX selects the input
  - \*  $S_0$  and  $S_1$  are programmed through fuses  $F_0$  and  $F_1$



2003


© S. Dandamudi

Chapter 3: Page 33

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Arithmetic and Logic Unit

### Preliminary ALU design



2003


© S. Dandamudi

Chapter 3: Page 34

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Arithmetic and Logic Unit (cont'd)

Final design



2003


© S. Dandamudi

Chapter 3: Page 35

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Arithmetic and Logic Unit (cont'd)

16-bit ALU



2003

© S. Dandamudi

Chapter 3: Page 36

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Arithmetic and Logic Unit (cont'd)

---

---

2003

© S. Dandamudi

Chapter 3: Page 37

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.