

Capacitive Position Sense Circuits

Bernhard E. Boser


Berkeley Sensor & Actuator Center

Dept. of Electrical Engineering and Computer Sciences

University of California, Berkeley



Gyroscope Example



Ref.: W. Clark, "Surface Micromachined Z-Axis Vibratory Rate Gyroscope", Solid-State Sensor and Actuator Workshop, Hilton Head, pp. 283-287, June 1996.

$$x(t) = X_0 \sin \omega_x t$$

$$\ddot{y}_{\text{coriolis}} = 2\Omega_z \times \dot{x}(t)$$

$$= 2\Omega_z X_0 \omega_x \cos \omega_x t$$

$$= 4.4 \times 10^{-3} \left[\frac{m}{s^2} \right] \times \cos \omega_x t$$

$$m\ddot{y} = k_y y$$

$$y = \frac{\ddot{y}}{\omega_y^2}$$

$$= \underline{0.003 \text{ \AA}} \times \cos \omega_x t$$

with $\Omega_z = 1 \text{ deg/s}$, $X_0 = 1 \mu\text{m}$,



$\omega_x = \omega_y = 2\pi \times 20 \text{krad/s}$, $Q=1$

Outline


- ☞ Capacitive Sensor Interface
 - Bootstrapping
 - Offset & Drift Reduction
 - Charge Sensing
 - Correlated Double Sampling
 - Noise




Capacitive Interface



Output Signal




for $C_0 = 100 \text{ fF}$
 $dC/dy = 10 \text{ aF/Å}$
 $y = 0.003 \text{ Å}$
 $V_0 = 5 \text{ V}$




$$\Delta C = 10 \text{ aF/Å} \times 0.003 \text{ Å} = 0.03 \text{ aF}$$

$$V_x = 5 \text{ V} \times 0.03 \text{ aF} / 100 \text{ fF} = \underline{0.3 \text{ μV}}$$


Electrical Interface



Electrical Interface Model



Impact of Parasitics



$$V_x = \frac{\overbrace{2\Delta C V_0}^{\text{signal}} + \overbrace{C_{p1} V_{sub} + C_{p2} V_{shield}}^{\text{error}}}{C_T}$$

$$C_T = 2C_0 + C_{p1} + C_{p2}$$

Impact of Parasitics (cont.)

- 1) signal attenuation by

$$\frac{1}{1 + \frac{C_{p1} + C_{p2}}{2C_0}} = \frac{1}{3}$$


- 2) couple V_{shield} & V_{sub} to V_x

e.g. $V_{\text{sub}} = 1\text{mV}$

$$V_x = 250\mu\text{V} \gg 0.3\mu\text{V}$$


keep substrate quiet!

- 3) parasitic electrostatic forces
check voltage across all capacitors!



Parasitic Electrostatic Force

Example:




Outline

- Capacitive Sensor Interface
- ☞ Bootstrapping
- Offset & Drift Reduction
- Charge Sensing
- Correlated Double Sampling
- Noise



Bootstrapping



- $V_{shield} = V_{out} = V_x$ ----> voltage across C_{p2} is always zero


$$V_x = \frac{2\Delta C V_0 + C_{p1} V_{sub}}{2C_0 + C_{p1}}$$

C_{p2} effectively removed

- *Caveats:* instability if buffer gain > 1, increased noise


Unity Gain Buffer Circuits

Breadboard Setup:




JFET inputs (negligible input current)
e.g. LF356 or LH0022

Integrated Circuit:



$$V_{out} \approx 0.98 V_{in}$$

Improved Buffer



Ref.: G. Fedder, "Simulation of Microelectromechanical Systems", Ph.D. thesis, UC Berkeley, EECS, 1994.




Outline

- Capacitive Sensor Interface
- Bootstrapping
- ☞ Offset & Drift Reduction
- Charge Sensing
- Correlated Double Sampling
- Noise




Offset & Drift Reduction



EMI (Electromagnetic Interference)
substrate coupling
carrier generation
amplifier offset & drift
flicker noise ($1/f$ noise)
...



Modulation & Demodulation



Frequency Domain Interpretation





Modulation (cont.)

- like AM radio
 - different name: “chopper stabilization”
- modulation frequency
 - $f_{\text{clk}} = 100\text{kHz} \dots 10\text{MHz}$ (typical)
- wave-form:
 - sinusoidal or
 - square-wave (avoid distortion!)




Demodulator Circuit

Gilbert Multiplier:



(MOS circuit identical)

DC Potential



Dimensioning R_{dc} :

$$|i_{signal}| \gg |i_{dc}| \longrightarrow 2\pi f_{clk} C_{s1} V_x \gg \frac{V_x}{R_{dc}} \longrightarrow R_{dc} \gg \frac{1}{2\pi f_{clk} C_{s1}} = \underline{1.6M\Omega}$$

for $f_{clk} = 1\text{MHz}$ and $C_{s1} = 100\text{fF}$




Realizing R_{dc}

- physical resistor
 - low-doped polysilicon
 - thin-film resistor
 - avoid large parasitic capacitance (e.g. diffusion)
- back-to-back diodes
 - nonlinear distortion
- MOSFET in weak inversion
 - poor control
- Switched Capacitors




Example: ADXL-50



full-scale input	50 g
noise floor	6.6 mG/rt-Hz
linearity	0.2 % of F.S.
bandwidth	1 kHz
power dissipation	50 mW

Ref.: Analog Devices ADXL-50

ADXL 50 Layout




Outline

- Capacitive Sensor Interface
- Bootstrapping
- Offset & Drift Reduction
- ☞ Charge Sensing
- Correlated Double Sampling
- Noise




Charge Sensing Concept



V_x is virtual ground

Charge Sensing: Parasitics




Charge Sensing: Parasitics

- virtual ground shorts C_p
- no need to drive shield
- *CAVEATS:*
 - V_{sub} still couples to V_{out}
 - avoid undesired electrostatic forces
 - C_p increases electronic noise



Choosing C_{int}



Choosing C_{int} (cont.)

- Gain:

$$V_{out} \propto \frac{1}{C_{int}} \quad \rightarrow$$
$$C_{int} \rightarrow 0 \quad \Leftrightarrow \quad V_{out} \rightarrow \infty$$

- Time-constant (settling time):

$$\tau \propto \frac{1}{C_{int}} \quad \rightarrow$$
$$C_{int} \rightarrow 0 \quad \Leftrightarrow \quad \tau \rightarrow \infty$$

- Gain-Speed Tradeoff:

$$\text{typical: } C_{int} \approx 2C_0$$




Offset & Drift Reduction

- Chopper Stabilization
- Correlated Double Sampling (CDS)
 - no low-pass filter (increased bandwidth)
 - no need for leak resistor (R_{dc})
 - disadvantage: needs clocks



Chopper Stabilization




Outline

- Capacitive Sensor Interface
- Bootstrapping
- Offset & Drift Reduction
- Charge Sensing
- ☞ Correlated Double Sampling
- Noise



CDS Problem




CDS Concept

Two Phase Operation:


- 1) measure and cancel offset
- 2) measure signal



CDS Phase 1a: Measure Offset



CDS Phase 1b: Cancel Offset




$$V_{out,off} = V_{os1} \underbrace{\frac{A_{v1}}{A_{v2} + 1}}_{\ll A_{v1}} + V_{os2} \underbrace{\frac{A_{v2}}{A_{v2} + 1}}_{\approx 1}$$

input referred amplifier offset:



$$V_{in,off} = \frac{V_{out,off}}{A_{v1}} \approx \frac{V_{os1}}{A_{v2}} + \frac{V_{os2}}{A_{v1}} \ll V_{os1}$$

CDS Phase 2: Measure Signal



$$V_{out} = V_0 \frac{\Delta C}{C_{int}} + \left(1 + \frac{C_{s1} + C_{s2}}{C_{int}}\right) \underbrace{\frac{V_{in,off}}{A_{v1}}}_{\approx 0} \approx V_0 \underbrace{\frac{\Delta C}{C_{int}}}_{\text{signal}} + \underbrace{\left(1 + \frac{C_{s1} + C_{s2}}{C_{int}}\right) \left(\frac{V_{os1}}{A_{v2}} + \frac{V_{os2}}{A_{v1}}\right)}_{\text{offset}}$$

Complete CDS Circuit




CDS References

- General Principle
 - M. Degrauwe et al, “A Micropower CMOS-Instrumentation Amplifier”, IEEE J. Solid-State Circuits, pp. 805-807, June 1985.
- Capacitive Sensor Interfaces with CDS
 - T. Smith et al, “A 15b Electromechanical Sigma-Delta Converter for Acceleration Measurements”, in Digest ISSCC 94, pp. 160-161, February 1994.
 - C. Lu et al, “A Monolithic Surface Micromachined Accelerometer with Digital Output”, IEEE J. Solid-State Circuits, pp. 1367-1373, December 1995.
 - M. Lemkin et al, “A Micromachined Fully Differential Lateral Accelerometer”, in Digest CICC 96, pp. 315-318, May 1996.




Example 1: CDS Z-Axis Accelerometer




Die size	3 x 3 mm ²
Mass	0.5 μgram
Resonant frequency	4.7 kHz
Air gap	1.6 μm
Sense capacitance	500 fF
Feedback capacitance	300 fF
Noise floor	1.6 mG/rt-Hz

Ref.: C. Lu et al, "A surface micromachined accelerometer with digital output", J. Solid-State Circ., pp. 1367-1373, Dec. 1995.


Example 1: CDS Position Sensor



Example 1: CDS Amplifier




Example 2: Differential CDS Accelerometer




Process	3 μm BiCMOS
Power	3.7 mA @ 5V
Sampling rate	500 kHz
Full scale	±3.5 G
Noise floor	500 μG/rt-Hz
Resonant freq.	8.1 kHz
Proof mass	0.2 μgram
Sense cap.	84 fF per side
Sensitivity	64 fF/μm

Ref.: M. Lemkin et al, "A Micromachined Fully Differential Lateral Accelerometer", in Digest CICC 96, pp. 315-318, May 1996.

Example 2: Differential Position Sense Amp



Differential interface improves power supply and EMI rejection, and achieves first-order cancellation of switch charge injection errors.



Outline

- Capacitive Sensor Interface
- Bootstrapping
- Offset & Drift Reduction
- Charge Sensing
- Correlated Double Sampling
- ☞ Noise




Noise Sources

- “man-made”, e.g.
 - power supply coupling
 - clock feed-through
 - electromagnetic interference (EMI)
 - *make arbitrarily small*
- “correlated”, e.g.
 - offset
 - 1/f noise
 - *low frequency: measure and cancel*
- “thermal” (synonyms: Johnson, Brownian, ...)
 - from thermodynamics
 - ***sets ultimate performance limit***




Device Thermal Noise Models

Resistor



$$\overline{v_n^2} = 4k_B TR \Delta f$$

MOSFET



$$\overline{v_n^2} = 4k_B T \frac{2}{3g_m} \Delta f$$

$$k_B = 1.38 \times 10^{-23} \text{ J}/_0\text{K}$$

(Boltzmann's constant)



$$k_B T = 4.1 \times 10^{-21} \text{ J}$$

at room temperature ($T = 300^0 \text{ K}$)

$$\text{e.g. } R = 1\text{M}\Omega, \Delta f = 1\text{kHz} \rightarrow \underline{\sqrt{\overline{v_n^2}} = 2\mu\text{V}}$$


Noise Bandwidth

Typical sensor application:




Noise power is proportional to sensor bandwidth (assuming flat spectrum).

MOS Amplifier Noise



MOS Amplifier Noise Model



$$\overline{v_n^2} \approx 4k_B T \frac{2}{3g_m} \Delta f (1 + F)$$


with $F > 0$

(typical: $F = 2 \dots 5$)

$$C_{in} = C_{gs1} = C_{gs2}$$

(assumption: transconductance amplifier - high impedance output)

Noise Calculation



$$\overline{v_{o,n}^2} = 2\overline{v_n^2} \left[1 + \frac{C_T + C_{in}}{C_{int}} \right]^2$$

with $C_T = C_{s1} + C_{s2} + C_p$

Input Transistor Sizing

- increasing g_m reduces amplifier noise

$$\overline{v_n^2} \propto \frac{1}{g_m}$$


- *CAVEAT:*

$$C_{in} \approx C_{gs} = \frac{g_m}{\omega_T} \quad \text{typical } \omega_T = 2\pi[1 \dots 10 \text{ Grad/sec}]$$

implies C_{in} and hence noise increase with g_m

 *OPTIMUM*

Noise Optimum



- shallow optimum for $C_{in} = C_T$
- C_{in} (transistor size) also affects speed: in practice often choose $C_{in} > C_T$

Minimum Detectable Signal (MDS)

- Definition: signal power = noise power

$$\sqrt{\frac{(\Delta C / C_0)^2}{\Delta f}} \approx \frac{8}{V_0} \sqrt{\frac{2k_B T}{3\omega_T C_0} \left(1 + \frac{C_p}{C_0}\right)}$$

Assumption: $C_{in} = C_T$ (optimal transistor sizing)

Ref: B. Boser et al, "Surface micromachined accelerometers",
IEEE J. Solid-State Circuits, pp. 366-375, March 1996.



Example: Accelerometer

- proof-mass displacement

$$x = \frac{a_{in}}{\omega_r^2} \quad \omega_r = 2\pi f_r = \text{resonant frequency}$$

- parallel plate capacitor

$$\frac{dC}{dx} = \frac{C_0}{x_0}$$

- acceleration noise floor

$$\sqrt{\frac{a_{in}^2}{\Delta f}} \approx \frac{32\pi f_r^2 x_0}{V_0} \sqrt{\frac{2k_B T}{3\omega_T C_0} \left(1 + \frac{C_p}{C_0}\right)}$$

E.g. $C_0 = 500\text{fF}$, $\omega_T = 2\pi \times 500\text{MHz}$, $V_0 = 500\text{mV}$, $f_r = 5\text{kHz}$, $x_0 = 1\mu\text{m}$

$$\sqrt{\frac{a_{in}^2}{\Delta f}} \approx 1\mu\text{G} / \sqrt{\text{Hz}}$$



Summary

- Capacitive Sensor Interface
- Bootstrapping
- Offset & Drift Reduction
- Charge Sensing
- Correlated Double Sampling
- Noise

