


EECS150 - Digital Design

Lecture 18 - Counters


October 24, 2002
John Wawrzynek

Counters

- Special sequential circuits (FSMs) that sequence through a set of outputs.
- Examples:
 - binary counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, 001, ...
 - gray code counter:
 - 000, 010, 110, 100, 101, 111, 011, 001, 000, 010, 110, ...
 - one-hot counter: 0001, 0010, 0100, 1000, 0001, 0010, ...
 - BCD counter: 0000, 0001, 0010, ..., 1001, 0000, 0001
 - pseudo-random sequence generators: 10, 01, 00, 11, 10, 01, 00, ...
- Moore machines with “ring” structure to STD:




What are they used?

- Examples from this semester:
 - Clock divider circuits
- 
- Network packet parser/filter control.
 - Bit-serial multiplier control circuitry (from HW)
 - In general: counters simplify controller design by
 - providing a specific number of cycles of action,
 - sometimes used in with a decoder to generate a sequence of control signals.

Controller using Counters

- Bit-serial multiplier:



- Control Algorithm:


```
repeat n cycles { // outer (i) loop
  repeat n cycles { // inner (j) loop
    shiftA, selectSum, shiftHI
  }
  shiftB, shiftHI, shiftLOW, reset
}
```

Note: The occurrence of a control signal x means x=1. The absence of x means x=0.

Controller using Counters


State Transition Diagram:

- Assume presence of two counters. An "i" counter for the outer loop and "j" counter for inner loop.



Controller using Counters

Controller circuit implementation:




Outputs:

$$\begin{aligned} CE_i &= q_2 \\ CE_j &= q_1 \\ RST_i &= q_0 \\ RST_j &= q_2 \end{aligned}$$

$$\begin{aligned} \text{shiftA} &= q_1 \\ \text{shiftB} &= q_2 \\ \text{shiftLOW} &= q_2 \\ \text{shiftHI} &= q_1 + q_2 \\ \text{reset} &= q_2 \\ \text{selectSUM} &= q_1 \end{aligned}$$


How do we design counters?

- For binary counters (most common case) incrementer circuit would work:



- In Verilog, a counter is specified as: $x = x + 1$;
 - This does *not* imply an adder
 - An incrementer is simpler than an adder
 - And a counter is simpler yet.
- In general, the best way to understand counter design is to think of them as FSMs, and follow general procedure. But before that ...

"Ripple" counters



Synchronous Counters

All outputs change with clock edge.

- Binary Counter Design:
Start with 3-bit version and generalize:

c	b	a	c*	b*	a*
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

$$a^* = a'$$

$$b^* = a \oplus b$$


cb	a	00	01	11	10
0	0	0	1	1	1
1	0	1	0	1	1

$$c^* = a'c + abc' + b'c$$

$$= c(a' + b') + c'(ab)$$


$$= c(ab)' + c'(ab)$$

$$= c \oplus ab$$




Synchronous Counters

- How do we extend to n-bits?
- Extrapolate c^* : $d^* = d \oplus abc$, $e^* = e \oplus abcd$




- Has difficulty scaling (AND gate inputs grow with n)




- CE is "count enable", allows external control of counting,
- TC is "terminal count", is asserted on highest value, allows cascading, external sensing of occurrence of max value.


Synchronous Counters



- How does this one scale?
- ⊗ Delay grows $\propto n$
- Generation of TC signals very similar to generation of carry signals in adder.
- "Parallel Prefix" circuit reduces delay:



Up-Down Counter




c	b	a	c*	b*	a*
0	0	0	1	1	1
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

Down-count


Odd Counts

- Extra combinational logic can be added to terminate count before max value is reached:
- Example: **count to 12**
- Alternative:




Ring Counters



- "one-hot" counters
- 0001, 0010, 0100, 1000, 0001, ...
- What are these good for?



"Self-starting" version:




Ring Counters



(c) Sequence of four timing signals

Fig. 6-17 Generation of Timing Signals

Johnson Counter



(a) Four-stage switch-tail ring counter


Sequence number	Flip-flop outputs				AND gate required for output
	A	B	C	E	
1	0	0	0	0	$A'E'$
2	1	0	0	0	AB'
3	1	1	0	0	BC'
4	1	1	1	0	CE'
5	1	1	1	1	AE
6	0	1	1	1	$A'B$
7	0	0	1	1	$B'C$
8	0	0	0	1	$C'E$

(b) Count sequence and required decoding


Fig. 6-18 Construction of a Johnson Counter

Register Summary

- All registers (this semester) based on Flip-flops:




- Load-enable** is a popular option:



Xilinx flip-flops employ a clock enable (CE) for same purpose.

Shift-registers

- Parallel load shift register:



- “Parallel-to-serial converter”
- Also, works as “Serial-to-parallel converter”, if q values are connected out.
- Also get used as controllers (ala “ring counters”)

Universal Shift-register




Fig 6-7 4-Bit Universal Shift Register
EECS150 - Lec18-counters